Xilinx Reference Design Test Report EVREF 0101 A

  • Slides: 35
Download presentation
Xilinx Reference Design Test Report ---EVREF 0101 -A 08. 2017 1 The Future of

Xilinx Reference Design Test Report ---EVREF 0101 -A 08. 2017 1 The Future of Analog IC Technology®

Block Diagram – EVB EVREF 0101 -A or -B -B Vin 12 V Vin

Block Diagram – EVB EVREF 0101 -A or -B -B Vin 12 V Vin Vo MPM 3695 -25 PG SEQ_EN 1 EN 0. 85 V +/-3% @ 3 -20 A Rail 1 SEQ_PG 1 -A for >20 A, use 2 x MPM 3695 -25 -B for <20 A, use MPM 3695 -25 Vin SEQ_EN 3 MPM 3620 A PG EN Vin SEQ_EN 2 Vo Vo MPM 3630 A EN PG Vin SEQ_EN 2 1. 8 V +/-3% @ 2 A 1. 2 V+/-3% @ 3 A Vin SEQ_EN 3 Rail 3 SEQ_PG 2 -A for 3 – 10 A, use MPM 3695 -25 -B for <3 A, use MPM 3630 A PG 0. 9 V+/-3% @ 2 A SEQ_PG 2 MPM 3695 -10 Rail 2 SEQ_PG 3 EN Vo MPM 3620 A SEQ_EN 4 MPM 3610 A Vo EN PG Vin Vo MPM 3606 A EN PG Vin Vo Rail 6 -A for 2 – 10 A, use MPM 3695 -25 -B for <2 A, use MPM 3620 A 1. 8 V+/-3% @ 1 A Rail 7 SEQ_PG 3 1. 7 -3. 4 V @ 0. 3 A SEQ_PG 4 Rail 8 (USER) MPM 3695 -10 Vin SEQ_EN 4 SEQ 2 MPM 3610 A Vo SEQ_PG 4 EN PG Vin Vo MPM 3610 A EN 1. 1 -1. 5 V @ 0. 5 A PG 0. 85 V+/-3% @1 A SEQ_PG 2 Rail 4 (USER) SEQ_EN 4 Rail 5 SEQ_EN 4 MPM 3606 A EN PG Vin Vo MPM 3610 A EN PG 1. 1 -3. 4 V @ 0. 5 A SEQ_PG 4 0. 95 -1. 9 V @ 1. 0 A SEQ_PG 4 Rail 9 (USER) Rail 10 (USER) 2 The Future of Analog IC Technology®

Block Diagram – EVB EVREF 0101 -A or -B Cont’d -B Vin 12 V

Block Diagram – EVB EVREF 0101 -A or -B Cont’d -B Vin 12 V AUX_3 V 3: 3. 3 V +/-5% Vin Vo MPM 3606 A EN PG LED 1 LED 4 10 kΩ SEQ_PG 4 SEQ_PG 1 AUX_3 V 3 SEQ_PG 1 SEQ_EN 1 SEQ_PG 2 SEQ_EN 2 SEQ_PG 3 SEQ_PG 4 EN_SEQ VDD Sequencer SEQ_EN 3 SEQ_EN 4 TSEL GND 3 The Future of Analog IC Technology®

EVREF 0101 -A Demo Board Rail 1 Max 50 A Rail 3 1. 8

EVREF 0101 -A Demo Board Rail 1 Max 50 A Rail 3 1. 8 V Max 3 -10 A Rail 9 1. 7 -3. 4 V 0. 5 A Rail 6 0. 9 V Max 2 -10 A Rail 2 1. 8 V/2 A Rail 8 1. 7 -3. 4 V/0. 3 A Rail 4 1. 1 -1. 5 V Max 0. 5 A Rail 10 0. 95 -1 V 1 A Rail 7 1. 8 V/1 A Total 10 output rails Rail 5 Max 2 -10 A 4 The Future of Analog IC Technology®

Start up/Shut Down Sequence Start UP Shut Down SEQ 1 SEQ 2 SEQ 3

Start up/Shut Down Sequence Start UP Shut Down SEQ 1 SEQ 2 SEQ 3 SEQ 4 5 The Future of Analog IC Technology®

SEQ 1(Rail 1)---Schematic 6 The Future of Analog IC Technology®

SEQ 1(Rail 1)---Schematic 6 The Future of Analog IC Technology®

SEQ 1(Rail 1)---Efficiency & Transient 2 Phase MPM 3695 -25, VIN=12 V, VOUT=0. 85

SEQ 1(Rail 1)---Efficiency & Transient 2 Phase MPM 3695 -25, VIN=12 V, VOUT=0. 85 V, COUT=4 x 100 u. F per phase Max Efficiency 86. 6% Vpp = 24. 8 m. V, less than ± 2% of VOUT @5 A/us, 10 A to 20 A 7 The Future of Analog IC Technology®

SEQ 1(Rail 1)---VOUT Ripple 2 Phase MPM 3695 -25, VIN=12 V, VOUT=0. 85 V,

SEQ 1(Rail 1)---VOUT Ripple 2 Phase MPM 3695 -25, VIN=12 V, VOUT=0. 85 V, COUT=4 x 100 u. F per phase IO=0 A IO=20 A Max Vpp = 4. 4 m. V, around 0. 5% of VOUT 8 The Future of Analog IC Technology®

SEQ 2(Rail 3)---Schematic 9 The Future of Analog IC Technology®

SEQ 2(Rail 3)---Schematic 9 The Future of Analog IC Technology®

SEQ 2(Rail 3)---Efficiency & Transient MPM 3695 -25, VIN=12 V, VOUT=1. 2 V, COUT=6

SEQ 2(Rail 3)---Efficiency & Transient MPM 3695 -25, VIN=12 V, VOUT=1. 2 V, COUT=6 x 100 u. F Max Efficiency 89. 3% Vpp = 29. 2 m. V, less than ± 2% of VOUT @5 A/us, 5 A to 10 A 10 The Future of Analog IC Technology®

SEQ 2(Rail 3)---VOUT Ripple MPM 3695 -25, VIN=12 V, VOUT=1. 2 V, COUT=6 x

SEQ 2(Rail 3)---VOUT Ripple MPM 3695 -25, VIN=12 V, VOUT=1. 2 V, COUT=6 x 100 u. F IO=0 A IO=10 A Max Vpp = 1. 56 m. V, less than 0. 5% of VOUT 11 The Future of Analog IC Technology®

SEQ 2(Rail 6)---Schematic 12 The Future of Analog IC Technology®

SEQ 2(Rail 6)---Schematic 12 The Future of Analog IC Technology®

SEQ 2(Rail 6)---Efficiency & Transient MPM 3695 -10, VIN=12 V, VOUT=0. 9 V, COUT=6

SEQ 2(Rail 6)---Efficiency & Transient MPM 3695 -10, VIN=12 V, VOUT=0. 9 V, COUT=6 x 100 u. F Max Efficiency 78% Vpp = 32. 8 m. V, less than ± 2% of VOUT @5 A/us, 2 A to 8 A 13 The Future of Analog IC Technology®

SEQ 2(Rail 6)---VOUT Ripple MPM 3695 -10, VIN=12 V, VOUT=0. 9 V, COUT=6 x

SEQ 2(Rail 6)---VOUT Ripple MPM 3695 -10, VIN=12 V, VOUT=0. 9 V, COUT=6 x 100 u. F IO=0 A IO=8 A Max Vpp = 3. 7 m. V, less than 0. 5% of VOUT 14 The Future of Analog IC Technology®

SEQ 2(Rail 5)---Schematic 15 The Future of Analog IC Technology®

SEQ 2(Rail 5)---Schematic 15 The Future of Analog IC Technology®

SEQ 2(Rail 5)---Efficiency & Transient MPM 3610 A, VIN=12 V, VOUT=0. 85 V, COUT=22

SEQ 2(Rail 5)---Efficiency & Transient MPM 3610 A, VIN=12 V, VOUT=0. 85 V, COUT=22 u. F Max Efficiency 72. 3% Vpp = 27. 8 m. V, less than ± 2% of VOUT @5 A/us, 0. 5 A to 1 A 16 The Future of Analog IC Technology®

SEQ 2(Rail 5)---VOUT Ripple MPM 3610 A, VIN=12 V, VOUT=0. 85 V, COUT=22 u.

SEQ 2(Rail 5)---VOUT Ripple MPM 3610 A, VIN=12 V, VOUT=0. 85 V, COUT=22 u. F IO=0 A IO=1 A Vpp = 4. 5 m. V@ full load, around 0. 5% of VOUT 17 The Future of Analog IC Technology®

SEQ 3(Rail 7)---Schematic 18 The Future of Analog IC Technology®

SEQ 3(Rail 7)---Schematic 18 The Future of Analog IC Technology®

SEQ 3(Rail 7)---Efficiency & Transient MPM 3610 A, VIN=12 V, VOUT=1. 8 V, COUT=22

SEQ 3(Rail 7)---Efficiency & Transient MPM 3610 A, VIN=12 V, VOUT=1. 8 V, COUT=22 u. F Max Efficiency 80. 7% Vpp = 27. 8 m. V, less than ± 2% of VOUT @5 A/us, 0. 5 A to 1 A 19 The Future of Analog IC Technology®

SEQ 3(Rail 7)---VOUT Ripple MPM 3610 A, VIN=12 V, VOUT=1. 8 V, COUT=22 u.

SEQ 3(Rail 7)---VOUT Ripple MPM 3610 A, VIN=12 V, VOUT=1. 8 V, COUT=22 u. F IO=0 A IO=1 A Vpp = 10 m. V@ full load, around 0. 5% of VOUT 20 The Future of Analog IC Technology®

SEQ 3(Rail 2)---Schematic 21 The Future of Analog IC Technology®

SEQ 3(Rail 2)---Schematic 21 The Future of Analog IC Technology®

SEQ 3(Rail 2)---Efficiency & Transient MPM 3620 A, VIN=12 V, VOUT=1. 8 V, COUT=22*2

SEQ 3(Rail 2)---Efficiency & Transient MPM 3620 A, VIN=12 V, VOUT=1. 8 V, COUT=22*2 u. F Max Efficiency 84. 3% Vpp = 108 m. V, less than ± 4% of VOUT @2. 5 A/us, 1 A to 2 A 22 The Future of Analog IC Technology®

SEQ 3(Rail 2)---VOUT Ripple MPM 3620 A, VIN=12 V, VOUT=1. 8 V, COUT=22*2 u.

SEQ 3(Rail 2)---VOUT Ripple MPM 3620 A, VIN=12 V, VOUT=1. 8 V, COUT=22*2 u. F IO=0 A IO=2 A Vpp = 3. 1 m. V@ full load, less than 0. 5% of VOUT 23 The Future of Analog IC Technology®

SEQ 4(Rail 10)---Schematic 24 The Future of Analog IC Technology®

SEQ 4(Rail 10)---Schematic 24 The Future of Analog IC Technology®

SEQ 4(Rail 10)---Efficiency & Transient MPM 3610 A, VIN=12 V, VOUT=1. 5 V, COUT=22

SEQ 4(Rail 10)---Efficiency & Transient MPM 3610 A, VIN=12 V, VOUT=1. 5 V, COUT=22 u. F Max Efficiency 75% Vpp = 54. 8 m. V, less than ± 2% of VOUT @2. 5 A/us, 0. 5 A to 1 A 25 The Future of Analog IC Technology®

SEQ 4(Rail 10)---VOUT Ripple MPM 3610 A, VIN=12 V, VOUT=1. 5 V, COUT=22 u.

SEQ 4(Rail 10)---VOUT Ripple MPM 3610 A, VIN=12 V, VOUT=1. 5 V, COUT=22 u. F IO=0 A IO=1 A Vpp = 7. 6 m. V@ full load, around 0. 5% of VOUT 26 The Future of Analog IC Technology®

SEQ 4(Rail 9)---Schematic 27 The Future of Analog IC Technology®

SEQ 4(Rail 9)---Schematic 27 The Future of Analog IC Technology®

SEQ 4(Rail 9)---Efficiency & Transient MPM 3606 A, VIN=12 V, VOUT=1. 8 V, COUT=22

SEQ 4(Rail 9)---Efficiency & Transient MPM 3606 A, VIN=12 V, VOUT=1. 8 V, COUT=22 u. F Max Efficiency 77% Vpp = 58. 4 m. V, less than ± 2% of VOUT @2. 5 A/us, 0 A to 0. 5 A 28 The Future of Analog IC Technology®

SEQ 4(Rail 9)---VOUT Ripple MPM 3606 A, VIN=12 V, VOUT=1. 8 V, COUT=22 u.

SEQ 4(Rail 9)---VOUT Ripple MPM 3606 A, VIN=12 V, VOUT=1. 8 V, COUT=22 u. F IO=0 A IO=0. 5 A Vpp = 7. 4 m. V@ full load, less than 0. 5% of VOUT 29 The Future of Analog IC Technology®

SEQ 4(Rail 4)---Schematic 30 The Future of Analog IC Technology®

SEQ 4(Rail 4)---Schematic 30 The Future of Analog IC Technology®

SEQ 4(Rail 4)---Efficiency & Transient MPM 3610 A, VIN=12 V, VOUT=1. 2 V, COUT=22

SEQ 4(Rail 4)---Efficiency & Transient MPM 3610 A, VIN=12 V, VOUT=1. 2 V, COUT=22 u. F Max Efficiency 71. 5% Vpp = 60 m. V, less than ± 3% of VOUT @2. 5 A/us, 0 A to 0. 5 A 31 The Future of Analog IC Technology®

SEQ 4(Rail 4)---VOUT Ripple MPM 3610 A, VIN=12 V, VOUT=1. 2 V, COUT=22 u.

SEQ 4(Rail 4)---VOUT Ripple MPM 3610 A, VIN=12 V, VOUT=1. 2 V, COUT=22 u. F IO=0 A IO=0. 5 A Vpp = 8. 2 m. V@ full load, around 0. 5% of VOUT 32 The Future of Analog IC Technology®

SEQ 4(Rail 8)---Schematic 33 The Future of Analog IC Technology®

SEQ 4(Rail 8)---Schematic 33 The Future of Analog IC Technology®

SEQ 4(Rail 8)---Efficiency & Transient MPM 3606 A, VIN=12 V, VOUT=2. 5 V, COUT=22

SEQ 4(Rail 8)---Efficiency & Transient MPM 3606 A, VIN=12 V, VOUT=2. 5 V, COUT=22 u. F Max Efficiency 80% Vpp = 46 m. V, less than ± 1% of VOUT @2. 5 A/us, 0 A to 0. 5 A 34 The Future of Analog IC Technology®

SEQ 4(Rail 8)---VOUT Ripple MPM 3606 A, VIN=12 V, VOUT=2. 5 V, COUT=22 u.

SEQ 4(Rail 8)---VOUT Ripple MPM 3606 A, VIN=12 V, VOUT=2. 5 V, COUT=22 u. F IO=0 A IO=0. 5 A Vpp = 1. 76 m. V@ full load, less than 0. 5% of VOUT 35 The Future of Analog IC Technology®

Xilinx RAMP donations Kees Vissers Paul Hartke XilinxXilinx RAMP donations Kees Vissers Paul Hartke Xilinx
Developing Video Applications on Xilinx FPGAs Xilinx ConfidentialDeveloping Video Applications on Xilinx FPGAs Xilinx Confidential
DSP Xilinx Core Solutions Group Xilinx DSP 1DSP Xilinx Core Solutions Group Xilinx DSP 1
Xilinx Software Solutions Xilinx Software Series Alliance SeriesXilinx Software Solutions Xilinx Software Series Alliance Series
Xilinx The Programmable Logic Company Xilinx covers theXilinx The Programmable Logic Company Xilinx covers the
Selling Xilinx Software vs Altera Xilinx Academy FebruarySelling Xilinx Software vs Altera Xilinx Academy February
XILINX FPGAs Xilinx lunched first commercial FPGA XCXILINX FPGAs Xilinx lunched first commercial FPGA XC
ROD XilinxGUI Xilinx ISEIntegrated Software Environment FPGACPLD XilinxROD XilinxGUI Xilinx ISEIntegrated Software Environment FPGACPLD Xilinx
LGSWE Situational reference Time reference Anaphoric reference CataphoricLGSWE Situational reference Time reference Anaphoric reference Cataphoric
Introduction Reference Models Reference Models The OSI ReferenceIntroduction Reference Models Reference Models The OSI Reference
REFERENCE INTERVIEW Christine G Balmes BLIsIII Reference ReferenceREFERENCE INTERVIEW Christine G Balmes BLIsIII Reference Reference
Digital Reference virtual reference Digital reference or AskDigital Reference virtual reference Digital reference or Ask
What does reference mean Ambiguous reference General referenceWhat does reference mean Ambiguous reference General reference
Xilinx Design Flow FPGA Design Flow Workshop 2003Xilinx Design Flow FPGA Design Flow Workshop 2003
THE ECE 554 XILINX DESIGN PROCESS Design processTHE ECE 554 XILINX DESIGN PROCESS Design process
THE ECE 554 XILINX DESIGN PROCESS Design processTHE ECE 554 XILINX DESIGN PROCESS Design process
Fashion B Standard 08 0101 12 Design ProcessFashion B Standard 08 0101 12 Design Process
Penetration Test Pen Test Penetration Test Pen TestPenetration Test Pen Test Penetration Test Pen Test
Test Method Test Company Test Number Standard TestTest Method Test Company Test Number Standard Test
Test Development Test conceptualization Test construction Test tryoutTest Development Test conceptualization Test construction Test tryout
Test Test test 012 multiple class Test intTest Test test 012 multiple class Test int
Test Test test 012 multiple class Test intTest Test test 012 multiple class Test int
0 test 1242 test 1673 test 179 test0 test 1242 test 1673 test 179 test
Test Reporting Creating Test Reports NIIT Test reportTest Reporting Creating Test Reports NIIT Test report