UART Protocol Chapter 11 Sepehr Naimi www Nicer

UART Protocol Chapter 11 Sepehr Naimi www. Nicer. Land. com

Topics n Communication theory n n n Parallel vs. Serial Direction: Simplex, Half duplex, Full duplex Synchronization: Synchronous vs. Asynchronous Line coding UART protocol UART in AVR n n UART Registers Some programs 2

Parallel vs. Serial n Parallel n n For short distances Not applicable for long distances More expensive Cross-talk problem 3

Direction n Simplex n Half Duplex n Full Duplex 4

Synchronization n Synchronous n Asynchronous 5

Line coding n n Line coding: presenting data using signals Digital n NRZ-L: Coding using level of voltage n n TTL RS 232 NRZ-I: Inverting or not inverting Analog: using sine waves n n n ASK FSK PSK TTL NRZ-I RS 232 6

UART Protocol n n n Serial Asynchronous Full duplex 7

USART (Universal Synchronous Asynchronous Receive Transmit) n n USART devices can be used to communicate asynchronously (UART) and synchronously. Since the synchronous capability of USART is not used nowadays, we concentrate on UART. 8

UART in AVR n Control registers: (initialize speed, data size, parity, etc) n n Send/receive register n n UBRR, UCSRA, UCSRB, and UCSRC UDR Status register n UCSRA 9

Baud rate System clock UART baud rate 10

Example: Find the UBRR value for 9600 bps. n Solution: 11

Some Standard Baud rates 1200 2400 4800 9600 19, 200 38, 400 57, 600 115, 200 12

UCSRB n RXCIE 0 (Bit 7): Receive Complete Interrupt Enable n n TXCIE 0 (Bit 6): Transmit Complete Interrupt Enable n n This bit combined with the UCSZ 1: 0 bits in UCSRC sets the number of data bits (character size) in a frame. RXB 80 (Bit 1): Receive data bit 8 n n To enable the USART transmitter you should set this bit to one. UCSZ 02 (Bit 2): Character Size n n To enable the USART receiver you should set this bit to one. TXEN 0 (Bit 3): Transmit Enable n n To enable the interrupt on the UDRE 0 flag in UCSR 0 A you should set this bit to one. RXEN 0 (Bit 4): Receive Enable n n To enable the interrupt on the TXC 0 flag in UCSR 0 A you should set this bit to one. UDRIE 0 (Bit 5): USART Data Register Empty Interrupt Enable n n To enable the interrupt on the RXC 0 flag in UCSR 0 A you should set this bit to one. This is the ninth data bit of the received character when using serial frames with nine data bits. TXB 80 (Bit 0): Transmit data bit 8 n This is the ninth data bit of the transmitted character when using serial frames with nine data bits. 13

UCSRC n UMSEL 01: 00 (Bits 7: 6): USART Mode Select n These bits select the operation mode of the USART: n n n n 00 01 10 11 = = Disabled Reserved Even Parity Odd Parity USBS 0 (Bit 3): Stop Bit Select n This bit selects the number of stop bits to be transmitted. n n 0 = 1 bit 1 = 2 bits UCSZ 01: 00 (Bit 2: 1): Character Size n n Asynchronous USART operation Synchronous USART operation Reserved Master SPI (MSPIM) These bits disable or enable and set the type of parity generation and check. n n = = UPM 01: 00 (Bit 5: 4): Parity Mode n n 00 01 10 11 UCSZ 02 UCSZ 01 UCSZ 00 Char. size 0 0 0 5 -bit 0 0 1 6 -bit 0 1 0 7 -bit 0 1 1 8 -bit 1 1 1 9 -bit These bits combined with the UCSZ 02 bit in UCSR 0 B set the character size in a frame. UCPOL 0 (Bit 0): Clock Polarity n This bit is used for synchronous mode. 14

UDR 15

UCSRA n RXC 0 (Bit 7): USART Receive Complete 0 n n TXC 0 (Bit 6): USART Transmit Complete 0 n n n This bit is set if a data overrun is detected. A data overrun occurs when the receive data buffer and receive shift register are full, and a new start bit is detected. PE 0 (Bit 2): Parity Error 0 n n This bit is set if a frame error has occurred in receiving the next character in the receive buffer. A frame error is detected when the first stop bit of the next character in the receive buffer is zero. DOR 0 (Bit 3): Data Over. Run 0 n n This flag is set when the transmit data buffer is empty and it is ready to receive new data. If this bit is cleared you should not write to UDR 0 because it overrides your last data. The UDRE 0 flag can generate a data register empty interrupt. FE 0 (Bit 4): Frame Error 0 n n This flag bit is set when the entire frame in the transmit shift register has been transmitted and there are no new data available in the transmit data buffer register (TXB). It can be cleared by writing a one to its bit location. Also it is automatically cleared when a transmit complete interrupt is executed. It can be used to generate a transmit complete interrupt. UDRE 0 (Bit 5): USART Data Register Empty 0 n n This flag bit is set when there are new data in the receive buffer that are not read yet. It is cleared when the receive buffer is empty. It also can be used to generate a receive complete interrupt. This bit is set if parity checking was enabled (UPM 1 = 1) and the next character in the receive buffer had a parity error when received. U 2 X 0 (Bit 1): Double the USART Transmission Speed 0 MPCM 0 (Bit 0): Multi-processor Communication Mode 0 16

Program: sending character ‘G’ continuously #include <avr/io. h> void usart_init (void) { UCSR 0 B = (1<<TXEN 0); UCSR 0 C = (1<<UCSZ 01)|(1<<UCSZ 00); UBRR 0 L = 103; //baud rate = 9600 bps } void usart_send (unsigned char ch) { while (! (UCSR 0 A & (1<<UDRE 0))); //wait until UDR 0 is empty UDR 0 = ch; //transmit ch } int main (void) { usart_init(); //initialize the USART while(1) //do forever usart_send ('G'); //transmit ‘G’ letter return 0; } 17

Program 2: It receives bytes of data serially and puts them on Port B. #include int main { DDRB = UCSR 0 B UCSR 0 C UBRR 0 L <avr/io. h> (void) 0 x. FF; //Port B is output = (1<<RXEN 0); //initialize USART 0 = (1<<UCSZ 01)|(1<<UCSZ 00); = 103; while(1) { while (! (UCSR 0 A & (1<<RXC 0))); //wait until new data PORTB = UDR 0; } return 0; } 18

USB to serial converter in Arduino 19

MAX 232 20