UNIZH and EPFL at LHCb LHCb is a

UNIZH and EPFL at LHCb

LHCb is a single arm spectrometer that is designed to study CP violation in the B-meson system. “TELL 1” data acquisition board EPFL The Trigger Tracker (TT) UNIZH The Vertex Locator (Ve. Lo) EPFL July 6, 2006 The Inner Tracker (IT) UNIZH+EPFL 2

Proton-proton collision at the LHC Ve. Lo, TT, and IT are the main elements to reconstruct the charged particles trajectories Inner and Outer tracker Ve. Lo RICH TT track curvature ~ 1/momentum July 6, 2006 Spectrometer magnet Inner tracker region 3

Ve. Lo, TT and IT at LHCb Space for the Inner Tracker Space for the Velo and TT 4 July 6, 2006

The Support bridge for the IT (and OT) The outer tracker (in maintenance position) The inner tracker boxes Rail system Carbon fiber support Service boxes (ADCs, voltages, etc. ) July 6, 2006 5

The Inner Tracker (one of 3 stations) Dimensions in mm The Inner Tracker consists of 3 stations, with 4 detector boxes per station. The LHCb Inner Tracker covers the high particle density region near the beam pipe. July 6, 2006 Each detector box comprises 4 layers of detectors. Each layer consists of 7 modules (long or short). Thus 336 modules in total, i. e. 4. 3 m 2 silicon sensors. 6

The Modules A ‘short’ (1 sensor) module p-n silicon sensors with 384 strips of 108 mm long Hybrid with 3 “beetle” readout chips The sensors are aligned with respect to their edges, and placed on transfer jig. The glue is applied with an automatic glue dispenser. July 6, 2006 7

DAQ processor board “TELL 1” has been adopted as the LHCb common readout-board A total of 30 Gbit/s of data can be accepted over two 12 -way optical fiber ribbon cables. Large FPGAs (Field Programmable Gate Arrays) are employed to process the incoming data in pipeline mode. Embedded Linux PC The output is on custom-made Gigabit Ethernet cards. A Linux PC is embedded on the card to control and monitor the processing. Optical receiver cards TTC Gigabit Ethernet card FPGA processors The cost for 350 TELL 1 modules is 1. 1 MCHF. July 6, 2006 8

“TELL 1” EPFL-Tsinghua collaboration A large amount of code must be developed for the description of the processing in the FPGAs. Since 2003 Tsinghua University (Beijing) is participating in the Gigabit Ethernet card production and TELL 1 code development. Post docs and Ph. D students have worked during the last two years at the EPFL. July 6, 2006 9