Sequential Logic Counters and Registers Counters Introduction Counters
![Sequential Logic Counters and Registers Counters § Introduction: Counters § Asynchronous (Ripple) Counters § Sequential Logic Counters and Registers Counters § Introduction: Counters § Asynchronous (Ripple) Counters §](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-1.jpg)
![Sequential Logic Counters and Registers § Introduction: Registers v Simple Registers v Registers with Sequential Logic Counters and Registers § Introduction: Registers v Simple Registers v Registers with](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-2.jpg)
![Introduction: Counters § Counters are circuits that cycle through a specified number of states. Introduction: Counters § Counters are circuits that cycle through a specified number of states.](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-3.jpg)
![CS 1103 CS 1103](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-4.jpg)
![CS 1103 CS 1103](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-5.jpg)
![Asynchronous (Ripple) Counters § Asynchronous counters: the flip-flops do not change states at exactly Asynchronous (Ripple) Counters § Asynchronous counters: the flip-flops do not change states at exactly](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-6.jpg)
![Asynchronous (Ripple) Counters § Example: 2 -bit ripple binary counter. § Output of one Asynchronous (Ripple) Counters § Example: 2 -bit ripple binary counter. § Output of one](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-7.jpg)
![Asynchronous (Ripple) Counters § Example: 3 -bit ripple binary counter. HIGH Q 0 J Asynchronous (Ripple) Counters § Example: 3 -bit ripple binary counter. HIGH Q 0 J](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-8.jpg)
![Asynchronous (Ripple) Counters § Example: 4 -bit ripple binary counter (negative-edge triggered). HIGH Q Asynchronous (Ripple) Counters § Example: 4 -bit ripple binary counter (negative-edge triggered). HIGH Q](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-9.jpg)
![Synchronous (Parallel) Counters § Synchronous (parallel) counters: the flip-flops are clocked at the same Synchronous (Parallel) Counters § Synchronous (parallel) counters: the flip-flops are clocked at the same](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-10.jpg)
![CS 1103 CS 1103](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-11.jpg)
![CS 1103 CS 1103](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-12.jpg)
![CS 1103 CS 1103](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-13.jpg)
![CS 1103 CS 1103](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-14.jpg)
![CS 1103 CS 1103](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-15.jpg)
![CS 1103 CS 1103](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-16.jpg)
![End of segment End of segment](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-17.jpg)
- Slides: 17
![Sequential Logic Counters and Registers Counters Introduction Counters Asynchronous Ripple Counters Sequential Logic Counters and Registers Counters § Introduction: Counters § Asynchronous (Ripple) Counters §](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-1.jpg)
Sequential Logic Counters and Registers Counters § Introduction: Counters § Asynchronous (Ripple) Counters § Synchronous (Parallel) Counters CS 1104 -13 Lecture 13: Sequential Logic: Counters and Registers 1
![Sequential Logic Counters and Registers Introduction Registers v Simple Registers v Registers with Sequential Logic Counters and Registers § Introduction: Registers v Simple Registers v Registers with](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-2.jpg)
Sequential Logic Counters and Registers § Introduction: Registers v Simple Registers v Registers with Parallel Load § Using Registers to implement Sequential Circuits § Shift Registers v Serial In/Serial Out Shift Registers v Serial In/Parallel Out Shift Registers v Parallel In/Serial Out Shift Registers v Parallel In/Parallel Out Shift Registers CS 1104 -13 Lecture 13: Sequential Logic: Counters and Registers 2
![Introduction Counters Counters are circuits that cycle through a specified number of states Introduction: Counters § Counters are circuits that cycle through a specified number of states.](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-3.jpg)
Introduction: Counters § Counters are circuits that cycle through a specified number of states. § Two types of counters: v synchronous (parallel) counters v asynchronous (ripple) counters § Ripple counters allow some flip-flop outputs to be used as a source of clock for other flip-flops. § Synchronous counters apply the same clock to all flipflops. CS 1104 -13 Introduction: Counters 3
![CS 1103 CS 1103](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-4.jpg)
CS 1103
![CS 1103 CS 1103](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-5.jpg)
CS 1103
![Asynchronous Ripple Counters Asynchronous counters the flipflops do not change states at exactly Asynchronous (Ripple) Counters § Asynchronous counters: the flip-flops do not change states at exactly](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-6.jpg)
Asynchronous (Ripple) Counters § Asynchronous counters: the flip-flops do not change states at exactly the same time as they do not have a common clock pulse. § Also known as ripple counters, as the input clock pulse “ripples” through the counter – cumulative delay is a drawback. § n flip-flops a MOD (modulus) 2 n counter. (Note: A MOD-x counter cycles through x states. ) § Output of the last flip-flop (MSB) divides the input clock frequency by the MOD number of the counter, hence a counter is also a frequency divider. CS 1104 -13 Asynchronous (Ripple) Counters 6
![Asynchronous Ripple Counters Example 2 bit ripple binary counter Output of one Asynchronous (Ripple) Counters § Example: 2 -bit ripple binary counter. § Output of one](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-7.jpg)
Asynchronous (Ripple) Counters § Example: 2 -bit ripple binary counter. § Output of one flip-flop is connected to the clock input of the next more-significant flip-flop. HIGH Q 0 J C K CLK FF 0 CLK 1 2 3 C K FF 1 4 Q 0 Timing diagram Q 0 0 1 0 Q 1 0 0 1 1 0 CS 1104 -13 Q 0 Q 1 J 00 01 10 11 00. . . Asynchronous (Ripple) Counters 7
![Asynchronous Ripple Counters Example 3 bit ripple binary counter HIGH Q 0 J Asynchronous (Ripple) Counters § Example: 3 -bit ripple binary counter. HIGH Q 0 J](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-8.jpg)
Asynchronous (Ripple) Counters § Example: 3 -bit ripple binary counter. HIGH Q 0 J CLK C K Q 0 FF 0 CLK 1 2 3 Q 1 J C K Q 1 FF 2 FF 1 4 5 Q 2 J 6 7 8 Q 0 0 1 0 1 0 Q 1 0 0 1 1 0 Q 2 0 0 1 1 0 Recycles back to 0 CS 1104 -13 Asynchronous (Ripple) Counters 8
![Asynchronous Ripple Counters Example 4 bit ripple binary counter negativeedge triggered HIGH Q Asynchronous (Ripple) Counters § Example: 4 -bit ripple binary counter (negative-edge triggered). HIGH Q](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-9.jpg)
Asynchronous (Ripple) Counters § Example: 4 -bit ripple binary counter (negative-edge triggered). HIGH Q 0 J CLK Q 1 J C K FF 0 C K FF 1 FF 2 Q 2 J Q 3 C K FF 3 CLK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Q 0 Q 1 Q 2 Q 3 CS 1104 -13 Asynchronous (Ripple) Counters 9
![Synchronous Parallel Counters Synchronous parallel counters the flipflops are clocked at the same Synchronous (Parallel) Counters § Synchronous (parallel) counters: the flip-flops are clocked at the same](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-10.jpg)
Synchronous (Parallel) Counters § Synchronous (parallel) counters: the flip-flops are clocked at the same time by a common clock pulse. § We can design these counters using the sequential logic design process. CS 1104 -13 Synchronous (Parallel) Counters 10
![CS 1103 CS 1103](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-11.jpg)
CS 1103
![CS 1103 CS 1103](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-12.jpg)
CS 1103
![CS 1103 CS 1103](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-13.jpg)
CS 1103
![CS 1103 CS 1103](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-14.jpg)
CS 1103
![CS 1103 CS 1103](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-15.jpg)
CS 1103
![CS 1103 CS 1103](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-16.jpg)
CS 1103
![End of segment End of segment](https://slidetodoc.com/presentation_image_h/280e53b238a9576dc2993081bedb4a94/image-17.jpg)
End of segment
Serial counter
Counters shift registers
Registers
Counters shift registers
Counters shift registers
Combinational vs sequential logic
Project management plan example
Combinational logic sequential logic
Combinational logic sequential logic 차이
Combinational logic sequential logic
What is a nonserual sequential logic in project
What is a nonserual sequential logic in project
Spld in digital electronics
Cs
Register storage
Hardware address protection with base and limit registers
First order logic vs propositional logic
First order logic vs propositional logic