Section 02 v BCD BCD 16BCD 0001 0101
![Section 02 덧셈 회로 v BCD 덧셈 회로 BCD 코드에서 십진수 (16)BCD = 0001 Section 02 덧셈 회로 v BCD 덧셈 회로 BCD 코드에서 십진수 (16)BCD = 0001](https://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-1.jpg)
Section 02 덧셈 회로 v BCD 덧셈 회로 BCD 코드에서 십진수 (16)BCD = 0001 0101 1
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-2.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-3.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-4.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-5.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-6.jpg)
![Section 02 덧셈 회로 7 Section 02 덧셈 회로 7](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-7.jpg)
Section 02 덧셈 회로 7
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-8.jpg)
![Section 02 덧셈 회로 9 Section 02 덧셈 회로 9](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-9.jpg)
Section 02 덧셈 회로 9
![Section 02 덧셈 회로 10 Section 02 덧셈 회로 10](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-10.jpg)
Section 02 덧셈 회로 10
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-11.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-12.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-13.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-14.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-15.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-16.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-17.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-18.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-19.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-20.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-21.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-22.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-23.jpg)
![Section 05 unsigned와 signed 24 Section 05 unsigned와 signed 24](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-24.jpg)
Section 05 unsigned와 signed 24
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-25.jpg)
![Section 05 unsigned와 signed 26 Section 05 unsigned와 signed 26](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-26.jpg)
Section 05 unsigned와 signed 26
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-27.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-28.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-29.jpg)
![Section 05 unsigned와 signed 30 Section 05 unsigned와 signed 30](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-30.jpg)
Section 05 unsigned와 signed 30
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-31.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-32.jpg)
![Section 05 unsigned와 signed New Project > 33 Section 05 unsigned와 signed New Project > 33](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-33.jpg)
Section 05 unsigned와 signed New Project > 33
![Section 05 unsigned와 signed New Project > 34 Section 05 unsigned와 signed New Project > 34](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-34.jpg)
Section 05 unsigned와 signed New Project > 34
![Section 05 unsigned와 signed New Project > 35 Section 05 unsigned와 signed New Project > 35](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-35.jpg)
Section 05 unsigned와 signed New Project > 35
![Section 05 unsigned와 signed File>New>Block Diagram/schematic file 바탕화면 마우스 오른쪽 클릭 -> insert > Section 05 unsigned와 signed File>New>Block Diagram/schematic file 바탕화면 마우스 오른쪽 클릭 -> insert >](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-36.jpg)
Section 05 unsigned와 signed File>New>Block Diagram/schematic file 바탕화면 마우스 오른쪽 클릭 -> insert > Symbol Fulladder directory에서 파일로드 36
![Section 05 unsigned와 signed 37 Section 05 unsigned와 signed 37](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-37.jpg)
Section 05 unsigned와 signed 37
![Section 05 unsigned와 signed 이하 Process는 동일함 A[0], B[0] 주기 10 ns A[0], B[0] Section 05 unsigned와 signed 이하 Process는 동일함 A[0], B[0] 주기 10 ns A[0], B[0]](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-38.jpg)
Section 05 unsigned와 signed 이하 Process는 동일함 A[0], B[0] 주기 10 ns A[0], B[0] 주기 20 ns A[0], B[0] 주기 30 ns A[0], B[0] 주기 40 ns Cin 주기 10 ns 로 셋팅하여 출력을 확인하시요. 38
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-39.jpg)
![](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-40.jpg)
![Section 05 unsigned와 signed 예제 3> 다음의 4 x 1 MUX VHDL 구문을 이용 Section 05 unsigned와 signed 예제 3> 다음의 4 x 1 MUX VHDL 구문을 이용](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-41.jpg)
Section 05 unsigned와 signed 예제 3> 다음의 4 x 1 MUX VHDL 구문을 이용 quartus로 compile, simulation 후 시뮬레이션 결과를 나타내라. (리스트 5. 17 사용) - Compile 후 VHDL 구문을 나타낸 화면에서 processing > Generate functional simulation netlist 를 클릭한후 - Simulation 에서는 다음과 같이 설정후 start (주의 simulation mode는 functional ) 41
![Section 05 unsigned와 signed 예제 3> 다음의 4 x 1 MUX VHDL 구문을 이용 Section 05 unsigned와 signed 예제 3> 다음의 4 x 1 MUX VHDL 구문을 이용](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-42.jpg)
Section 05 unsigned와 signed 예제 3> 다음의 4 x 1 MUX VHDL 구문을 이용 quartus로 compile, simulation 후 시뮬레이션 결과를 나타내라. - Compile 후 VHDL 구문을 나타낸 화면에서 File > Create/update > Create symbol file for current file 로 심벌작성 File > new > block diagram/schematic file 생성 – 아래의 회로를 작성 이름은 A 1[1. . 0] 버스선으로 연결 -메뉴: Project > Set as top level Entity로 설정 후 compilation 이후에 file> new > vector wave file 설정 -> simulation 42
![Section 05 unsigned와 signed 예제 3> 다음의 4 x 1 MUX VHDL 구문을 이용 Section 05 unsigned와 signed 예제 3> 다음의 4 x 1 MUX VHDL 구문을 이용](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-43.jpg)
Section 05 unsigned와 signed 예제 3> 다음의 4 x 1 MUX VHDL 구문을 이용 quartus로 compile, simulation 후 시뮬레이션 결과를 나타내라. 43
![Section 05 unsigned와 signed VHDL 구문으로의 변환 44 Section 05 unsigned와 signed VHDL 구문으로의 변환 44](http://slidetodoc.com/presentation_image_h2/a72fba642a4ebbc4571957e1f9212149/image-44.jpg)
Section 05 unsigned와 signed VHDL 구문으로의 변환 44
- Slides: 44