Programmable Logic System Design Lab 09 FSM and

Programmable Logic System Design Lab 09 - FSM and Sequential Circuits SOC LAB. Shiang-Fu Yuan 2013. 12

Practice 1: 4 bits Shift Register

Practice 2: Finite State Machine 以下是實現這個 FSM 的 VHDL code

Practice 2: Finite State Machine