NI ECE UTAustin Edu http www ece utexas

  • Slides: 32
Download presentation
NI @ ECE. UTAustin. Edu http: //www. ece. utexas. edu http: //www. wncg. org

NI @ ECE. UTAustin. Edu http: //www. ece. utexas. edu http: //www. wncg. org Prof. Brian L. Evans Dept. of Electrical and Computer Engineering The University of Texas at Austin, Texas USA bevans@ece. utexas. edu Contributions by Profs. Francis Bostick, Bruce Buckman, Robert Heath, Archie Holmes, Jon Valvano. Additional contributions by Vishal Monga, Zukang Shen, Ahmet Toker, and Ian Wong, also UT Austin.

Outline • Introduction • Real-Time Digital Signal Processing (DSP) Lab http: //www. ece. utexas.

Outline • Introduction • Real-Time Digital Signal Processing (DSP) Lab http: //www. ece. utexas. edu/~bevans/courses/realtime/ Course http: //www. ece. utexas. edu/~rheath/courses/wirelesslab/index. php • Wireless Communications Lab Course (Prof. Robert Heath) • Prototyping Ad-Hoc Networks (Prof. Robert Heath) • Conclusion

Introduction • ECE Department at UT Austin – 62 tenured and tenure-track faculty (expanding

Introduction • ECE Department at UT Austin – 62 tenured and tenure-track faculty (expanding to 75) 10 ECE faculty positions open – 1500 undergraduate and 600 graduate students • Lab. VIEW license for ECE predates 1996 – May be installed on any ECE machine or any ECE student machine • Use of NI products in ECE courses predates 1996 – Required junior-level electronics lab course – Lab. VIEW coupled with NI data acquisition system to measure time and frequency responses of devices

Introduction • The Wild West of course numbering at UT Austin – First digit

Introduction • The Wild West of course numbering at UT Austin – First digit indicates the number of credits – Middle digit of 0 means first-year undergraduate course – Middle digit of 1 means second-year undergraduate course – Middle digit of 2 -7 means upper division course – Middle digit of 8 -9 means graduate course Prof. Archie – I just work here … Holmes • EE 302 Introduction to Electrical Engineering – Required for first-year first-semester ECE students – Use NI ELVIS workstation for all analog circuits labs – Saves significant amount of lab space

EE 438 Electronics I – Lecture Component • Junior-level required course for both majors

EE 438 Electronics I – Lecture Component • Junior-level required course for both majors • In-class demonstrations using NI ELVIS – Demonstrate performance of a variety of electronic circuits – Project ELVS board using a document camera – Switch to simulated measuring instruments to analyze performance • In-class demonstrations using NI Electronics Workbench Prof. Francis – Often coupled with ELVIS demonstration Bostick • Similar approach for EE 338 K Electronics II – Junior-level elective for both majors

EE 438 Electronics I – Lab Component • Objectives of junior-level required course for

EE 438 Electronics I – Lab Component • Objectives of junior-level required course for both majors – Make time- & frequency-domain measurements on electronic circuits – Utilize measurements with predictions from circuit simulation software (like PSPICE or Multi. SIM) to troubleshoot circuits • Automated stimulus/response Prof. Bruce measurements Buckman – Diode rectifiers and amplifiers based on MOSFETs & BJTs – Using NI digital acquisition hardware controlled by suite of Lab. VIEW Express VIs developed for course • Entire lab content delivered to students via the Web

EE 362 K Intro to Auto. Control • Required senior-level course for BSEE majors

EE 362 K Intro to Auto. Control • Required senior-level course for BSEE majors – Uses Lab. VIEW to design feedback control systems • System identification of system to be controlled – Students interactively add/delete poles/zeros from a transfer function until it agrees with time and frequency measurements of the plant • Analog controller design to tailor closed-loop system – Students interactively add/delete poles/zeros in controller Prof. Bruce to achieve target closed-loop system performance in time Buckman and frequency • Digital controller design for implementation – Students interactively modify controller to fix problems as sampling frequency lowered toward realistic final value

EE 464 Senior Design Project • Required senior-level course for all majors – Students

EE 464 Senior Design Project • Required senior-level course for all majors – Students work individually or in teams of two • Sample projects using Lab. VIEW – Shaun Dubuque and Richard Lam, “Vital Signs Monitor” – Steven Geymer and Matt Dione, “Infrared Eye Tracking System with Distributed Control” – Stephen Pun, "Discrete Multitone Modulation Modem Testbed“ – Altamash Janjua and Umar Chohan, "OFDM Transmitter Based on the Upcoming IEEE 802. 16 d Standard“ http: //www. ece. utexas. edu/~bevans/courses/ee 464/Altamash. Janjua/fi nalreport. htm – Abdelaziz Skiredj, "Quantifying Tradeoffs in Adaptive Modulation Methods for IEEE 802. 16 a Wireless Communication Systems"

Selected Graduate Courses • EE 382 C-9 Embedded Software Systems Prof. Brian – System-level

Selected Graduate Courses • EE 382 C-9 Embedded Software Systems Prof. Brian – System-level modeling and simulation (breadth) Evans – Dataflow modeling, scheduling, and synthesis (depth) – Lab. VIEW is homogeneous dynamically-scheduled dataflow model http: //www. ece. utexas. edu/~bevans/courses/ee 382 c Prof. • EE 385 J-17 Biomedical Instrumentation II Jonathan – Lab 1. Analog/Digital Noise Analysis w/ Lab. VIEW Valvano – Lab 2. Heart Sounds w/ Lab. VIEW – Lab 5. Embedded System Project (Lab. VIEW or 9 S 12 C 32) http: //www. ece. utexas. edu/~valvano/BME 385 Jinfo. html

Real-Time DSP Course: Overview • Objectives of undergraduate elective class. Over 600 served –

Real-Time DSP Course: Overview • Objectives of undergraduate elective class. Over 600 served – Build intuition for signal processing concepts since 1997 – Explore signal quality vs. complexity tradeoffs in design – Translate DSP concepts into real-time software • Lecture: breadth (three hours/week) • Laboratory: depth (three hours/week) – Deliver voiceband transceiver using TI DSP processors/tools – Test/validate implementation using NI Lab. VIEW and rack equipment • “Design is the science of tradeoffs” (Prof. Yale Patt, UT)

Real-Time DSP Course: Show Me The Money • Embedded system demand: volume, … Source:

Real-Time DSP Course: Show Me The Money • Embedded system demand: volume, … Source: CEA Market Reseach. Data for 2004 calendar year. – 400 Million units/year: automobiles, PCs, cell phones – 30 Million units/year: ADSL modems and printers • How much should an embedded processor cost?

Real-Time DSP Course: Which Processor? • How many digital signal processors are in a

Real-Time DSP Course: Which Processor? • How many digital signal processors are in a PC? • Digital signal processor worldwide revenue – $6. 1 B ‘ 00, $4. 5 B ‘ 01, $4. 9 B ‘ 02, $6. 1 B ‘ 03, $8. 0 B ‘ 04 – Estimated annual growth of 23% until 2008 – 43% TI, 14% Freescale, 14% Agere, 9% Analog Dev (‘ 02) • Fixed-point DSPs for high-volume products – More than 90% of digital signal processors sold are fixedpoint – Floating–point DSPs used for initial real-time fixed-point prototype Revenue figures from Forward Concepts (http: //www. fwdconcepts. com) – Floating-point DSP resurgence in professional and car audio products • Program floating-point TI TMS 320 C 6700 DSP in

Real-Time DSP Course: Textbooks • C. R. Johnson, Jr. , and W. A. Sethares,

Real-Time DSP Course: Textbooks • C. R. Johnson, Jr. , and W. A. Sethares, Telecommunication Breakdown, PH, 2004 – “Just the facts” about single-carrier transceiver design – Matlab examples – CD supplement featuring Rick Johnson on drums Bill Sethares (Wisconsin) • S. A. Tretter, Comm. System Design using DSP Algorithms with Lab Experiments for the TMS 320 C 6701 & TMS 320 C 6711, Kluwer, 2003 – Assumes DSP theory and algorithms – Assumes access to C 6000 reference manuals – Errata/code: http: //www. ece. umd. edu/~tretter Steven Tretter (Maryland)

Real-Time DSP Course: Where’s Rick? Rick Johnson (Cornell)

Real-Time DSP Course: Where’s Rick? Rick Johnson (Cornell)

Real-Time DSP Course: QAM Transmitter Lab 4 Rate Lab. VIEW reference design/demo by Zukang

Real-Time DSP Course: QAM Transmitter Lab 4 Rate Lab. VIEW reference design/demo by Zukang Shen (UT Austin) Control Lab 6 QAM Encoder Lab 2 Passband Signal Lab 3 Tx Filters http: //www. ece. utexas. edu/~bevans/courses/realtime/demonstration

Real-Time DSP Course: QAM Transmitter Control panel QAM passband signal Eye diagram Lab. VIEW

Real-Time DSP Course: QAM Transmitter Control panel QAM passband signal Eye diagram Lab. VIEW demo by Zukang Shen (UT Austin)

Real-Time DSP Course: QAM Transmitter passband signal, 1200 bps mode square root raised cosine,

Real-Time DSP Course: QAM Transmitter passband signal, 1200 bps mode square root raised cosine, roll-off = 0. 75, SNR = raised cosine, roll-off = 1, SNR = 30 d. B passband signal, 2400 bps mode

Real-Time DSP Course: Lab 2. Sine Wave Gen • Ways to generate sinusoids on

Real-Time DSP Course: Lab 2. Sine Wave Gen • Ways to generate sinusoids on chip – Function call – Lookup table – Difference equation • Ways to send data off chip – Polling data transmit register – Software interrupts – Direct memory access (DMA) transfers • Expected outcomes are to understand – Signal quality vs. implementation complexity tradeoffs – Interrupt mechanisms, DMA transfers, and codec operation

Real-Time DSP Course: Lab 2. Sine Wave Gen • Evaluation procedure – – Validate

Real-Time DSP Course: Lab 2. Sine Wave Gen • Evaluation procedure – – Validate sine wave frequency on scope Test subset of 14 sampling rates on board Method 1 with interrupt priorities Method 1 with different DMA initialization(s) Old School New School C 6701 DSP HP 60 MHz Digital Storage Oscilloscope Lab. VIEW DSP Test Integration Code Composer Toolkit 2. 0 Studio 2. 2

Real-Time DSP Course: Lab 3. Digital Filters • Implement digital linear time-invariant filters –

Real-Time DSP Course: Lab 3. Digital Filters • Implement digital linear time-invariant filters – FIR filter: convolution in C and assembly – IIR Filter: direct form and cascade of biquads, both in C • Expected outcomes are to understand – Speedups from convolution assembly routine vs. C – Quantization effects on IIR filter stability x[k] – FIR vs. IIR: how to decide which one to use y[k] Unit Delay • Filter design gotcha: polynomial inflation y[k-1] 1/2 Unit – Polynomial deflation (rooting) reliable in floating-point Delay y[k-2] – Polynomial inflation (expansion) may degrade roots 1/8 – Keep native form computed by filter design algorithm

Real-Time DSP Course: Lab 3. Digital Filters • IIR filter design for implementation classical

Real-Time DSP Course: Lab 3. Digital Filters • IIR filter design for implementation classical • Elliptic analog lowpass IIR example [Evans Q poles zeros Q filter poles zeros 1999] 1. 7 61. 0 5. 3533±j 16. 954 7 0. 0±j 20. 247 9 0. 68 11. 4343±j 10. 5092 3. 4232±j 28. 685 6 0. 1636±j 19. 989 9 0. 0±j 28. 018 4 10. 00 -1. 0926±j 21. 8241 1. 2725±j 35. 547 6 optimized – Butterworth/Chebyshev filters special cases of elliptic – Minimum order not always most efficient – In classical designs, poles sensitive to perturbation – Quality factor measures sensitivity of pole pair to oscillation: Q [ ½ , ) where Q = ½ dampens and Q = oscillates

Real-Time DSP Course: Lab 3. Digital Filters • Evaluation procedure – Sweep filters with

Real-Time DSP Course: Lab 3. Digital Filters • Evaluation procedure – Sweep filters with sinusoids to construct magnitude/phase responses • Manually using test equipment, or • Automatically by Lab. VIEW DSP Test Integration Toolkit – Validate cut-off frequency, roll-off factor…Test Equipment Agilent Function – FIR: Compare execution times Generator • C without compiler optimizations • C with compiler optimizations HP 60 MHz Digital • C callable assembly language routine Storage – IIR: Compute execution times Oscilloscope • Labs 4 -7 not described for sake of. Spectrum Analyzer time

Wireless Comm. Lab: Overview • A typical digital communication system Physical world Transmitter Source

Wireless Comm. Lab: Overview • A typical digital communication system Physical world Transmitter Source Coding Channel Coding Modulation Analog Processing Channel Sink Source Decoding Channel Decoding Demodulation Propagation Medium Analog Processing Receiver Digital Analog Slide by Prof. Robert W. Heath, Jr. , UT Austin, rheath@ece. utexas. edu

Wireless Comm. Lab: A DSP Approach • Decompose block diagram into functional units Inputs

Wireless Comm. Lab: A DSP Approach • Decompose block diagram into functional units Inputs System Outputs Inputs 0110110 h[n] 0110110 h(t) time Slide by Prof. Robert W. Heath, Jr. , UT Austin, rheath@ece. utexas. edu

Wireless Comm. Lab: Premises • Learning analog communication e. g. AM/FM are no longer

Wireless Comm. Lab: Premises • Learning analog communication e. g. AM/FM are no longer essential (think vacuum tubes) • A digital communication system can be abstracted as a discrete-time system • Concepts from signals and systems can be used to understand the complete wireless system • Experimental approach to wireless builds intuition on system design Slide by Prof. Robert W. Heath, Jr. , UT Austin, rheath@ece. utexas. edu

Wireless Comm. Lab: Course Topics • DSP models for communication systems – Sampling, up/downconversion,

Wireless Comm. Lab: Course Topics • DSP models for communication systems – Sampling, up/downconversion, baseband vs. passband – Power spectrum, bandwidth, and pulse-shaping Initial offering • Basics of digital communication in Spring 2005 – QAM modulation and demodulation – Maximum likelihood (ML) detection • Dealing with impairments – Channel modeling, estimation and equalization – Sample timing, carrier frequency offset estimation – Orthogonal frequency division multiplexing (OFDM) Slide by Prof. Robert W. Heath, Jr. , UT Austin, rheath@ece. utexas. edu

Wireless Comm. Lab: One Lab Station Transmitter PXI-5421 Source Channel Coding Modulation D/A PXI-5610

Wireless Comm. Lab: One Lab Station Transmitter PXI-5421 Source Channel Coding Modulation D/A PXI-5610 RF Up Channel Sink Decoding Dell PC with Lab. VIEW software Demod A/D RF Down PXI-5620 PXI-5600 SMA MXI-3 PXI Chassis Receiver Slide by Prof. Robert W. Heath, Jr. , UT Austin, rheath@ece. utexas. edu

Wireless Comm. Lab: One Lab Station Slide by Prof. Robert W. Heath, Jr. ,

Wireless Comm. Lab: One Lab Station Slide by Prof. Robert W. Heath, Jr. , UT Austin, rheath@ece. utexas. edu

Prototyping Ad Hoc Networks: Introduction • Ad hoc networks are loose collections of nodes

Prototyping Ad Hoc Networks: Introduction • Ad hoc networks are loose collections of nodes – Important for military applications – Applications to in-home networking • Prototyping requires physical & network software Slide by Prof. Robert W. Heath, Jr. , UT Austin, rheath@ece. utexas. edu

Prototyping Ad Hoc Networks: Description • Radio – RF transceiver uses TI IEEE 802.

Prototyping Ad Hoc Networks: Description • Radio – RF transceiver uses TI IEEE 802. 11 a/b/g radio – ADC / DAC using NI 5620 and NI 5421 MIMO-OFDM Ad • Physical layer Hoc Network – In Lab. VIEW on embedded PC in PXI chassis Prototype • PHY / MAC interface Profs. Robert W. Heath, Jr. , Scott – Gigabit Ethernet Nettles (UT Austin) and Kapil Dandekar • Medium access control (Drexel) – Implemented in Linux on dedicated PC Funding from NSF and • Networking (packet routing, etc. ) NI – Implemented using Click Modular Router (C++) Equipment donations Slide by Prof. Robert W. Heath, Jr. , UT Austin, rheath@ece. utexas. edu from Intel, NI, and TI

Prototyping Ad Hoc Networks: Node Diagram RF Front-end (TI) NI 5620 64 Mb buffer

Prototyping Ad Hoc Networks: Node Diagram RF Front-end (TI) NI 5620 64 Mb buffer NI 5421 256 Mb buffer A D D A C C N N I I 5 5 6 4 2 2 0 1 MIMO/OFDM Send PHY Cntrl Gigabit Ethernet PXI 8231 MIMO Ad-Hoc MAC Net App MIMO/OFDM Recv PXI 8187 Controller Lab. VIEW NI PXI CHASSIS Click Modular Router (C++) Dell X 86 Linux Host Slide by Prof. Robert W. Heath, Jr. , UT Austin, rheath@ece. utexas. edu

Prototyping Ad Hoc Networks: Two Nodes Slide by Prof. Robert W. Heath, Jr. ,

Prototyping Ad Hoc Networks: Two Nodes Slide by Prof. Robert W. Heath, Jr. , UT Austin, rheath@ece. utexas. edu