LowPower and AreaEfficient Carry Select Adder on Reconfigurable

Low-Power and Area-Efficient Carry Select Adder on Reconfigurable Hardware Under the guidance of Mr. M. Raghupathy Assistant Professor Dept. of ECE GITAM University Presented by V. Santhosh kumar , B. Tech , ECE , 4 th Year, GITAM University

CONTENTS Ø ABSTRACT Ø INTRODUCTION Ø EXISTING SYSTEM Ø PROBLEMS IN EXISTING SYSTEM Ø PROPOSED SYSTEM Ø SOLUTION OF THE PROBLEM ØSIMULATION RESULTS OF REGULAR CSLA ØADVANTAGES & APPLICATIONS Ø CONCLUSION

ABSTRACT Ø Carry Select Adder (CSLA) is one of the fastest adders used in many data- processing processors to perform fast arithmetic functions. Ø By gate level modification of CSLA architecture we can reduce area and power. Ø Based on this modification 16 -b square-root CSLA (SQRT CSLA) architecture have been developed. Ø The proposed design has reduced area and power as compared with the regular SQRT CSLA. Ø This work evaluates the performance of the proposed designs in terms of area, power by hand with logical effort and through Xilinx ISE 14. 2(Verilog HDL) and this will be implemented in FPGA (Sparton 6).

INTRODUCTION Ø In electronics, an adder or summer is a digital circuit that performs addition of numbers. Ø Adders can be constructed for many numerical representations, such as BCD or Excess-3, the most common adders operate on binary numbers. Ø Adders plays Major role in Multiplications and other advanced processers designs

EXISTING SYSTEM Ø The carry-select adder generally consists of two Ripple Carry Adders (RCA) and a Multiplexer. Ø Adding two n-bit numbers with a carry-select adder is done with two adders (therefore two RCA). Ø In order to perform the calculation twice, one time with the assumption of the carry being zero and the other assuming one.

REGULAR 16 BIT SQRT CSLA

AREA EVALUATION METHODOLOGY OF REGULAR 16 -b SQRT CSLA Gate count= 57(HA+FA+MUX) FA=39(3*13) HA=6(1*6) MUX=12(3*4)

PROBLEMS IN EXISTING SYSTEM Ø The problem in CSLA design is the number of full adders are increased then the circuit complexity also increases. Ø The number of full adder cells are more thereby power consumption of the design also increases ØNumber of full adder cells doubles the area of the design also increased.

SOLUTION OF THE PROBLEM Ø The parallel RCA with Cin=1 is replaced with Binary-Excess 1 converter( BEC). four-bit BEC

Modified CLSA Basic function of CLSA is obtained by using the 4 -bit BEC together with the mux.

PROPOSED SYSTEM(16 -b CLSA)

Contd… ØIn this system we use the BEC to reduce the RCA circuits ØHere based on the carry input the MUX will be select corresponding input ØIn this design we give the MUX inputs are RCA output and BEC output ØCompare to regular design the area of the design is less

AREA EVALUATION METHODOLOGY OF MODIFIED 16 -b SQRT CSLA GATE COUNT= 43(HA+FA+MUX+BEC) (13+6+12+1+1+10)

COMPARISION GROUP REGULAR MODIFIED GROUP 2 57 43 GROUP 3 84 61 GROUP 4 117 84 GROUP 5 147 107

RTL SCHEMATIC

Simulation Result

Evaluation Results ØPower Utilized = 32 m. W ØDelay= 16. 204 ns

TOOL USED ØProgramming language: VERILOG HDL ØTool : Xilinx ISE (14. 2)

ADVANTAGES ØLow power consumption ØLess area (less complexity) ØMore speed compare regular CSLA

APPLICATIONS ØArithmetic logic units ØHigh Speed multiplications ØAdvanced microprocessor design ØDigital signal process

CONCLUSION

REFERENCES [1] B. Ramkumar, Harish M Kittur “Low power and Area efficient carry select adder, ”IEEE Trans, Vol. 20, Feb 2012. [2] T. Y. Ceiang and M. J. Hsiao, “Carry-select adder usingle ripple carry adder, ” Electron. Lett. , vol. 34, no. 22, pp. 2101– 2103, Oct. 1998. [3] Y. Kim and L. -S. Kim, “ 64 -bit carry-select adder with reduced area, ” Electron. Lett. , vol. 37, no. 10, pp. 614– 615, May 2001. [4] J. M. Rabaey, Digtal Integrated Circuits—A Design Perspective. Upper Saddle River, NJ: Prentice-Hall, 2001. [5] Samir Palnitkar, “Verilog Hdl: A Guide to Digital Design and Synthesis” 2005, 2 nd Edition.