INSTRUCTION SET DESIGN INSTRUCTION FORMATS ZEROADDRESS INSTRUCTION ONEADDRESS
![INSTRUCTION SET DESIGN INSTRUCTION SET DESIGN](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-1.jpg)
![INSTRUCTION FORMATS • ZERO-ADDRESS INSTRUCTION • ONE-ADDRESS INSTRUCTION • TWO-ADDRESS INSTRUCTION • THREE-ADDRESS INSTRUCTION INSTRUCTION FORMATS • ZERO-ADDRESS INSTRUCTION • ONE-ADDRESS INSTRUCTION • TWO-ADDRESS INSTRUCTION • THREE-ADDRESS INSTRUCTION](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-2.jpg)
![DESIGN CRITERIA • INSTRUCTION LENGTH – MEMORY/BANDWIDTH REQUIREMENTS – DECODING REQUIREMENTS • TARGET ARCHITECTURE/INTER-OPERATABILITY DESIGN CRITERIA • INSTRUCTION LENGTH – MEMORY/BANDWIDTH REQUIREMENTS – DECODING REQUIREMENTS • TARGET ARCHITECTURE/INTER-OPERATABILITY](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-3.jpg)
![ADDRESSING MODES • • IMMEDIATE ADDRESSING DIRECT ADDRESSING REGISTER INDIRECT ADDRESSING INDEXED ADDRESSING BASED-INDEXED ADDRESSING MODES • • IMMEDIATE ADDRESSING DIRECT ADDRESSING REGISTER INDIRECT ADDRESSING INDEXED ADDRESSING BASED-INDEXED](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-4.jpg)
![IMMEDIATE ADDRESSING • THE ADDRESS PART OF THE INSTRUCTION CONTAINS THE OPERAND ITSELF RATHER IMMEDIATE ADDRESSING • THE ADDRESS PART OF THE INSTRUCTION CONTAINS THE OPERAND ITSELF RATHER](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-5.jpg)
![DIRECT ADDRESSING • FULL MEMORY ADDRESS OF OPERAND IS SPECIFIED. • DISADVANTAGES: MEMORY LOCATION DIRECT ADDRESSING • FULL MEMORY ADDRESS OF OPERAND IS SPECIFIED. • DISADVANTAGES: MEMORY LOCATION](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-6.jpg)
![REGISTER ADDRESSING • MOST COMMONLY USED ADDRESSING MODE • SIMILAR TO DIRECT ADDRESSING; A REGISTER ADDRESSING • MOST COMMONLY USED ADDRESSING MODE • SIMILAR TO DIRECT ADDRESSING; A](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-7.jpg)
![REGISTER-INDIRECT ADDRESSING • ADDRESS OF OPERAND IS CONTAINED IN A REGISTER. THIS TYPE OF REGISTER-INDIRECT ADDRESSING • ADDRESS OF OPERAND IS CONTAINED IN A REGISTER. THIS TYPE OF](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-8.jpg)
![INDEXED ADDRESSING • MEMORY IS ACCESSED BY GIVING A REGISTER PLUS A CONSTANT OFFSET INDEXED ADDRESSING • MEMORY IS ACCESSED BY GIVING A REGISTER PLUS A CONSTANT OFFSET](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-9.jpg)
![BASED-INDEXED ADDRESSING • MEMORY ADDRESS IS COMPUTED BY ADDING UP TWO REGISTERS PLUS AN BASED-INDEXED ADDRESSING • MEMORY ADDRESS IS COMPUTED BY ADDING UP TWO REGISTERS PLUS AN](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-10.jpg)
![STACK ADDRESSING • PUSH-POP DESIGN • ADVANTAGES: SHORT INSTRUCTION LENGTH, SIMPLER INSTRUCTIONS • DISADVANTAGES: STACK ADDRESSING • PUSH-POP DESIGN • ADVANTAGES: SHORT INSTRUCTION LENGTH, SIMPLER INSTRUCTIONS • DISADVANTAGES:](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-11.jpg)
![EXCEPTION HANDLING • TRAPS • INTERRUPTS EXCEPTION HANDLING • TRAPS • INTERRUPTS](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-12.jpg)
![TRAPS • TRAP: AUTOMATIC PROCEDURE CALL INITIATED BY SOME CONDITION (FLOATINGPOINT OVERFLOW, FLOATING-POINT UNDERFLOW, TRAPS • TRAP: AUTOMATIC PROCEDURE CALL INITIATED BY SOME CONDITION (FLOATINGPOINT OVERFLOW, FLOATING-POINT UNDERFLOW,](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-13.jpg)
![TRAPS • WHEN A TRAP OCCURS, THE FLOW OF CONTROL IS SWITCHED TO SOME TRAPS • WHEN A TRAP OCCURS, THE FLOW OF CONTROL IS SWITCHED TO SOME](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-14.jpg)
![INTERRUPTS • INTERRUPTS: CHANGES IN THE FLOW OF CONTROL CAUSED NOT BY THE RUNNING INTERRUPTS • INTERRUPTS: CHANGES IN THE FLOW OF CONTROL CAUSED NOT BY THE RUNNING](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-15.jpg)
![TRAPS VS. INTERRUPTS • TRAPS ARE CAUSED DIRECTLY BY PROGRAM, WHILE INTERRUPTS ARE, AT TRAPS VS. INTERRUPTS • TRAPS ARE CAUSED DIRECTLY BY PROGRAM, WHILE INTERRUPTS ARE, AT](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-16.jpg)
- Slides: 16
![INSTRUCTION SET DESIGN INSTRUCTION SET DESIGN](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-1.jpg)
INSTRUCTION SET DESIGN
![INSTRUCTION FORMATS ZEROADDRESS INSTRUCTION ONEADDRESS INSTRUCTION TWOADDRESS INSTRUCTION THREEADDRESS INSTRUCTION INSTRUCTION FORMATS • ZERO-ADDRESS INSTRUCTION • ONE-ADDRESS INSTRUCTION • TWO-ADDRESS INSTRUCTION • THREE-ADDRESS INSTRUCTION](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-2.jpg)
INSTRUCTION FORMATS • ZERO-ADDRESS INSTRUCTION • ONE-ADDRESS INSTRUCTION • TWO-ADDRESS INSTRUCTION • THREE-ADDRESS INSTRUCTION
![DESIGN CRITERIA INSTRUCTION LENGTH MEMORYBANDWIDTH REQUIREMENTS DECODING REQUIREMENTS TARGET ARCHITECTUREINTEROPERATABILITY DESIGN CRITERIA • INSTRUCTION LENGTH – MEMORY/BANDWIDTH REQUIREMENTS – DECODING REQUIREMENTS • TARGET ARCHITECTURE/INTER-OPERATABILITY](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-3.jpg)
DESIGN CRITERIA • INSTRUCTION LENGTH – MEMORY/BANDWIDTH REQUIREMENTS – DECODING REQUIREMENTS • TARGET ARCHITECTURE/INTER-OPERATABILITY REQUIREMENTS – BIG ENDIAN/LITTLE ENDIAN FORMAT • REGISTER/STACK-BASED DESIGN
![ADDRESSING MODES IMMEDIATE ADDRESSING DIRECT ADDRESSING REGISTER INDIRECT ADDRESSING INDEXED ADDRESSING BASEDINDEXED ADDRESSING MODES • • IMMEDIATE ADDRESSING DIRECT ADDRESSING REGISTER INDIRECT ADDRESSING INDEXED ADDRESSING BASED-INDEXED](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-4.jpg)
ADDRESSING MODES • • IMMEDIATE ADDRESSING DIRECT ADDRESSING REGISTER INDIRECT ADDRESSING INDEXED ADDRESSING BASED-INDEXED ADDRESSING STACK ADDRESSING
![IMMEDIATE ADDRESSING THE ADDRESS PART OF THE INSTRUCTION CONTAINS THE OPERAND ITSELF RATHER IMMEDIATE ADDRESSING • THE ADDRESS PART OF THE INSTRUCTION CONTAINS THE OPERAND ITSELF RATHER](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-5.jpg)
IMMEDIATE ADDRESSING • THE ADDRESS PART OF THE INSTRUCTION CONTAINS THE OPERAND ITSELF RATHER THAN AN ADDRESS OR OTHER INFORMATION DESCRIBING WHERE THE OPERAND IS. • ADVANTAGES: OPERAND IS FETCHED AT SAME TIME AS INSTRUCTION, HENCE AVAILABLE FOR IMMEDIATE USE; NO EXTRA MEMORY REFERENCE REQUIRED. • DISADVANTAGES: ONLY A CONSTANT CAN BE SUPPLIED THIS WAY. THE NUMBER OF VALUES IS LIMITED BY SIZE OF FIELD.
![DIRECT ADDRESSING FULL MEMORY ADDRESS OF OPERAND IS SPECIFIED DISADVANTAGES MEMORY LOCATION DIRECT ADDRESSING • FULL MEMORY ADDRESS OF OPERAND IS SPECIFIED. • DISADVANTAGES: MEMORY LOCATION](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-6.jpg)
DIRECT ADDRESSING • FULL MEMORY ADDRESS OF OPERAND IS SPECIFIED. • DISADVANTAGES: MEMORY LOCATION IS FIXED. CAN BE USED TO ACCESS GLOBAL VARIABLES WHOSE ADDRESS IS KNOWN AT COMPILE TIME.
![REGISTER ADDRESSING MOST COMMONLY USED ADDRESSING MODE SIMILAR TO DIRECT ADDRESSING A REGISTER ADDRESSING • MOST COMMONLY USED ADDRESSING MODE • SIMILAR TO DIRECT ADDRESSING; A](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-7.jpg)
REGISTER ADDRESSING • MOST COMMONLY USED ADDRESSING MODE • SIMILAR TO DIRECT ADDRESSING; A REGISTER IS SPECIFIED INSTEAD OF A MEMORY LOCATION. • ADVANTAGES: FASTER ACCESS (IN MOST CHIP ARCHITECTURES, THE REGISTERS ARE LOCATED ON THE CPU CHIP) AND SHORTER ADDRESSES.
![REGISTERINDIRECT ADDRESSING ADDRESS OF OPERAND IS CONTAINED IN A REGISTER THIS TYPE OF REGISTER-INDIRECT ADDRESSING • ADDRESS OF OPERAND IS CONTAINED IN A REGISTER. THIS TYPE OF](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-8.jpg)
REGISTER-INDIRECT ADDRESSING • ADDRESS OF OPERAND IS CONTAINED IN A REGISTER. THIS TYPE OF ADDRESS IS CALLED POINTER.
![INDEXED ADDRESSING MEMORY IS ACCESSED BY GIVING A REGISTER PLUS A CONSTANT OFFSET INDEXED ADDRESSING • MEMORY IS ACCESSED BY GIVING A REGISTER PLUS A CONSTANT OFFSET](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-9.jpg)
INDEXED ADDRESSING • MEMORY IS ACCESSED BY GIVING A REGISTER PLUS A CONSTANT OFFSET (INDEX).
![BASEDINDEXED ADDRESSING MEMORY ADDRESS IS COMPUTED BY ADDING UP TWO REGISTERS PLUS AN BASED-INDEXED ADDRESSING • MEMORY ADDRESS IS COMPUTED BY ADDING UP TWO REGISTERS PLUS AN](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-10.jpg)
BASED-INDEXED ADDRESSING • MEMORY ADDRESS IS COMPUTED BY ADDING UP TWO REGISTERS PLUS AN (OPTIONAL) OFFSET. ONE OF THE REGISTERS IS THE BASE AND THE OTHER IS THE INDEX.
![STACK ADDRESSING PUSHPOP DESIGN ADVANTAGES SHORT INSTRUCTION LENGTH SIMPLER INSTRUCTIONS DISADVANTAGES STACK ADDRESSING • PUSH-POP DESIGN • ADVANTAGES: SHORT INSTRUCTION LENGTH, SIMPLER INSTRUCTIONS • DISADVANTAGES:](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-11.jpg)
STACK ADDRESSING • PUSH-POP DESIGN • ADVANTAGES: SHORT INSTRUCTION LENGTH, SIMPLER INSTRUCTIONS • DISADVANTAGES: LINEAR IMPLEMENTATION. n INSTRUCTIONS HAVE TO BE “POPPED” TO REACH THE n+1 th INSTRUCTION
![EXCEPTION HANDLING TRAPS INTERRUPTS EXCEPTION HANDLING • TRAPS • INTERRUPTS](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-12.jpg)
EXCEPTION HANDLING • TRAPS • INTERRUPTS
![TRAPS TRAP AUTOMATIC PROCEDURE CALL INITIATED BY SOME CONDITION FLOATINGPOINT OVERFLOW FLOATINGPOINT UNDERFLOW TRAPS • TRAP: AUTOMATIC PROCEDURE CALL INITIATED BY SOME CONDITION (FLOATINGPOINT OVERFLOW, FLOATING-POINT UNDERFLOW,](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-13.jpg)
TRAPS • TRAP: AUTOMATIC PROCEDURE CALL INITIATED BY SOME CONDITION (FLOATINGPOINT OVERFLOW, FLOATING-POINT UNDERFLOW, INTERGER OVERFLOW, PROTECTION VIOLATION, UNDEFINED OPCODE, STACK OVERFLOW, DIVISION BY ZERO) CAUSED BY THE PROGRAM. • HARDWARE-BASED MECHANISM. FASTER THAN SOFTWARE IMPLEMENTED EXCEPTION HANDLING.
![TRAPS WHEN A TRAP OCCURS THE FLOW OF CONTROL IS SWITCHED TO SOME TRAPS • WHEN A TRAP OCCURS, THE FLOW OF CONTROL IS SWITCHED TO SOME](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-14.jpg)
TRAPS • WHEN A TRAP OCCURS, THE FLOW OF CONTROL IS SWITCHED TO SOME FIXED MEMORY LOCATION INSTEAD OF CONTINUING IN SEQUENCE. AT THAT FIXED LOCATION IS A BRANCH TO A PROCEDURE CALLED THE TRAP HANDLER, WHICH PERFORMS SOME APPROPRIATE ACTION, SUCH AS PRINTING AN ERROR MESSAGE.
![INTERRUPTS INTERRUPTS CHANGES IN THE FLOW OF CONTROL CAUSED NOT BY THE RUNNING INTERRUPTS • INTERRUPTS: CHANGES IN THE FLOW OF CONTROL CAUSED NOT BY THE RUNNING](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-15.jpg)
INTERRUPTS • INTERRUPTS: CHANGES IN THE FLOW OF CONTROL CAUSED NOT BY THE RUNNING PROGRAM, BUT BY SOMETHING ELSE (EG. , I/O) • INTERRUPT STOPS THE RUNNING PROGRAM AND TRANSFERS CONTROL TO AN INTERRUPT HANDLER, WHICH PERFORMS SOME APPROPRIATE ACTION. WHEN FINISHED, THE INTERRUPT HANDLER RETURNS CONTROL TO INTERRUPTED PROGRAM. • ADDITIONAL DETAILS IN SECTION 5. 6. 5
![TRAPS VS INTERRUPTS TRAPS ARE CAUSED DIRECTLY BY PROGRAM WHILE INTERRUPTS ARE AT TRAPS VS. INTERRUPTS • TRAPS ARE CAUSED DIRECTLY BY PROGRAM, WHILE INTERRUPTS ARE, AT](https://slidetodoc.com/presentation_image/fd40e506b86ea4ed2d67f10a8650b10b/image-16.jpg)
TRAPS VS. INTERRUPTS • TRAPS ARE CAUSED DIRECTLY BY PROGRAM, WHILE INTERRUPTS ARE, AT BEST, CAUSED INDIRECTLY BY THE PROGRAM. • TRAPS ARE SYNCHRONOUS WITH THE PROGRAM WHILE INTERRUPTS ARE ASYNCHRONOUS. IF THE PROGRAM IS RERUN WITH THE SAME INPUT, TRAPS WILL RECOOUR IN THE SAME PLACE EACH TIME, WHILE INTERRUPTOCCURANCE MAY VARY.
Oneaddress
Total set awareness set consideration set
Training set validation set test set
Windows movie maker 2012 download
Compare stl and slc file format
Rtf file format was introduced by
File formats in multimedia
Mapreduce types and formats
Html
Input formats in hadoop
Couplet poetry
Common log format
Computer data format
Business writing formats
How do the various letter formats differ from each other?
Radio station music formats
Business letters & memos - assessment i