FPGA PID HeaterCooler Controller Galt Design Inc Copyright

  • Slides: 6
Download presentation
FPGA PID Heater/Cooler Controller Galt Design, Inc. Copyright 2006 - Galt Design, Inc.

FPGA PID Heater/Cooler Controller Galt Design, Inc. Copyright 2006 - Galt Design, Inc.

Short Description • PID control of Heater or TEC* through PWM pulsing • Takes

Short Description • PID control of Heater or TEC* through PWM pulsing • Takes input from Thermistor after ADC for temperature information • PID, deadband, integrator_limit, ramping settings available • Available in both Verilog and VHDL code • Can be used in both FPGA and ASIC designs * TEC is Thermo Electric Cooling device. It uses the Peltier effect to both heat and cool. Copyright 2006 - Galt Design, Inc.

Example PID Thermal controller FPGA Example Done Interrupt Set point, parameters CPU interface 1

Example PID Thermal controller FPGA Example Done Interrupt Set point, parameters CPU interface 1 PID Controller 8 Copyright 2006 - Galt Design, Inc. Serial to parallel 1 2 Heater TEC Thermisters ADC

PID Thermal Control Diagram Derivative Gain Register * Temperature Setpoint Register - D term

PID Thermal Control Diagram Derivative Gain Register * Temperature Setpoint Register - D term Integral Gain Register Error Accumulator Voltage to Temperature LUT Copyright 2006 - Galt Design, Inc. * * Proportional Gain Register I term PWM pulses to Heaters/TECs Thermistor ADC output

FPGA Code Organization U_htrio(heater_io_control. v) Copyright 2006 - Galt Design, Inc. U_adc(adc_control. v) U_loop_tec

FPGA Code Organization U_htrio(heater_io_control. v) Copyright 2006 - Galt Design, Inc. U_adc(adc_control. v) U_loop_tec 0(loop_controller. v) U_loop_ht 0(loop_controller. v) U_profile_buf(afiforam_256 x 16) conv_lut(dpbram_4096 x 16)

Contact information Contact us with questions or for a quote: pid@galtdesign. com Copyright 2006

Contact information Contact us with questions or for a quote: pid@galtdesign. com Copyright 2006 - Galt Design, Inc.