DESIGN AND IMPLEMENTAION OF A DDR SDRAM CONTROLLER

  • Slides: 21
Download presentation
DESIGN AND IMPLEMENTAION OF A DDR SDRAM CONTROLLER FOR SYSTEM ON CHIP Magnus Själander

DESIGN AND IMPLEMENTAION OF A DDR SDRAM CONTROLLER FOR SYSTEM ON CHIP Magnus Själander 2002 -12 -13

Contents • • Double Data Rate Interfaces DDR SDRAM Architecture and Functionality DDR Memory

Contents • • Double Data Rate Interfaces DDR SDRAM Architecture and Functionality DDR Memory Controller Data Resynchronization Floorplan and Place & Route Future Work Conclusion 2002 -12 -13 2 MO/EAB/RTN/D Magnus Själander

Double Data Rate Interfaces New • Data Transmissions on rising and falling edge •

Double Data Rate Interfaces New • Data Transmissions on rising and falling edge • Data Strobe Advantages • Time of Flight • Clock Skew • Pin Count • Bandwidth Disadvantage • Synchronization 2002 -12 -13 3 MO/EAB/RTN/D Magnus Själander

SDRAM Architecture • • • Four Banks Row and Column Select Lines 1 T

SDRAM Architecture • • • Four Banks Row and Column Select Lines 1 T Memory Cells Sense Amplifiers Global Data Path 2002 -12 -13 4 MO/EAB/RTN/D Magnus Själander

DDR SDRAM Architecture • 2 n-prefetch • Delay Lock Loop 2002 -12 -13 5

DDR SDRAM Architecture • 2 n-prefetch • Delay Lock Loop 2002 -12 -13 5 MO/EAB/RTN/D Magnus Själander

DDR SDRAM Improvements • Long Delay in Column Decode and Data Lines • Added

DDR SDRAM Improvements • Long Delay in Column Decode and Data Lines • Added a Delay Lock Loop to Increase Clock Frequency 2002 -12 -13 6 MO/EAB/RTN/D Magnus Själander

DDR SDRAM Commands Same Commands as for Standard SDRAM • READ • WRITE •

DDR SDRAM Commands Same Commands as for Standard SDRAM • READ • WRITE • ACTIVATE • PRECHARGE • REFRESH • MRS (Mode Register Set) Added • EMRS (Extended MRS) 2002 -12 -13 7 MO/EAB/RTN/D Magnus Själander

DDR SDRAM Memory Controller 2002 -12 -13 8 MO/EAB/RTN/D Magnus Själander

DDR SDRAM Memory Controller 2002 -12 -13 8 MO/EAB/RTN/D Magnus Själander

Core Memory Controller 2002 -12 -13 9 MO/EAB/RTN/D Magnus Själander

Core Memory Controller 2002 -12 -13 9 MO/EAB/RTN/D Magnus Själander

AHB Interface 2002 -12 -13 10 MO/EAB/RTN/D Magnus Själander

AHB Interface 2002 -12 -13 10 MO/EAB/RTN/D Magnus Själander

Arbiter 2002 -12 -13 11 MO/EAB/RTN/D Magnus Själander

Arbiter 2002 -12 -13 11 MO/EAB/RTN/D Magnus Själander

Capturing the Data • Phase Shift the Data Strobe • Resynchronize the Data 2002

Capturing the Data • Phase Shift the Data Strobe • Resynchronize the Data 2002 -12 -13 12 MO/EAB/RTN/D Magnus Själander

Phase Shift the Data Strobe • • Delay Lock Loop Inverter Delay PCB Line

Phase Shift the Data Strobe • • Delay Lock Loop Inverter Delay PCB Line Delay Programmable Delay Line with Temperature Sensing 2002 -12 -13 13 MO/EAB/RTN/D Magnus Själander

Synchronization of the Data One Flip-Flop for each Flank to Sample 2002 -12 -13

Synchronization of the Data One Flip-Flop for each Flank to Sample 2002 -12 -13 14 MO/EAB/RTN/D Magnus Själander

Synchronization of the Data Continued 2002 -12 -13 15 MO/EAB/RTN/D Magnus Själander

Synchronization of the Data Continued 2002 -12 -13 15 MO/EAB/RTN/D Magnus Själander

Synchronization of the Data Continued Simplified Phase Detector 2002 -12 -13 16 MO/EAB/RTN/D Magnus

Synchronization of the Data Continued Simplified Phase Detector 2002 -12 -13 16 MO/EAB/RTN/D Magnus Själander

Floorplan 2002 -12 -13 17 MO/EAB/RTN/D Magnus Själander

Floorplan 2002 -12 -13 17 MO/EAB/RTN/D Magnus Själander

Place & Route 2002 -12 -13 18 MO/EAB/RTN/D Magnus Själander

Place & Route 2002 -12 -13 18 MO/EAB/RTN/D Magnus Själander

Future Work • Improved Refresh Handling • Attempt to Reduce Initial Latency for Bursts

Future Work • Improved Refresh Handling • Attempt to Reduce Initial Latency for Bursts • Improved Buffer Handling 2002 -12 -13 19 MO/EAB/RTN/D Magnus Själander

Conclusion • Working Implementation • Smaller Changes to Improve Performance • Highlights Difficulties and

Conclusion • Working Implementation • Smaller Changes to Improve Performance • Highlights Difficulties and Solutions 2002 -12 -13 20 MO/EAB/RTN/D Magnus Själander

Questions ? 2002 -12 -13

Questions ? 2002 -12 -13

FLASH DDR EEPROM SDRAM 4 DDR IO DDR200FLASH DDR EEPROM SDRAM 4 DDR IO DDR200
DDR SDRAM Controller Core DSD Opencores Project BDDR SDRAM Controller Core DSD Opencores Project B
SDRAM Synchronous dynamic random access memory SDRAM isSDRAM Synchronous dynamic random access memory SDRAM is
DDR SDRAM The Memory of Choice for MobileDDR SDRAM The Memory of Choice for Mobile
PLD 2 2 cyclone cyclone II DDR SDRAMPLD 2 2 cyclone cyclone II DDR SDRAM
DDR Memory what is it Understanding DDR MemoryDDR Memory what is it Understanding DDR Memory
Literatur der DDR Deutsch Oberstufe Literaturgeschichte der DDRLiteratur der DDR Deutsch Oberstufe Literaturgeschichte der DDR
DDR 3 Total Solution of Amphenol DDR 3DDR 3 Total Solution of Amphenol DDR 3
1 11 Robot Controller Robot Controller The controller1 11 Robot Controller Robot Controller The controller
Memory Controller Topics Memory Controller Overview Memory ControllerMemory Controller Topics Memory Controller Overview Memory Controller
SDRAM Memory Controller z Static RAM Technology ySDRAM Memory Controller z Static RAM Technology y
SDRAM Memory Controller z Static RAM Technology ySDRAM Memory Controller z Static RAM Technology y
SDRAM Controller Agreen Ahmadi Intern in LEPS GroupSDRAM Controller Agreen Ahmadi Intern in LEPS Group
SDRAM Memory Controller z Static RAM Technology ySDRAM Memory Controller z Static RAM Technology y
SDRAM Memory Controller z Static RAM Technology ySDRAM Memory Controller z Static RAM Technology y
SDRAM Controller Agreen Ahmadi Intern in LEPS GroupSDRAM Controller Agreen Ahmadi Intern in LEPS Group
Using the SDRAM Controller on Field Programmable PortUsing the SDRAM Controller on Field Programmable Port
Controller Design Five step controller design process 1Controller Design Five step controller design process 1
Controller Design Five step controller design process 1Controller Design Five step controller design process 1
Chapter 12 Controller Design to determine controller settingsChapter 12 Controller Design to determine controller settings