Computer System Design Processor Design Lecture 10 Memory

  • Slides: 20
Download presentation
Computer System Design (Processor Design( Lecture 10 : Memory Technology CE 240 -334 Suntiamorntut

Computer System Design (Processor Design( Lecture 10 : Memory Technology CE 240 -334 Suntiamorntut 2/1999

Where are we now? CE 240 -334 Suntiamorntut 2/1999

Where are we now? CE 240 -334 Suntiamorntut 2/1999

Technology Trends CE 240 -334 Suntiamorntut 2/1999

Technology Trends CE 240 -334 Suntiamorntut 2/1999

Expanded View of the Memory System CE 240 -334 Suntiamorntut 2/1999

Expanded View of the Memory System CE 240 -334 Suntiamorntut 2/1999

Memory Hierarchy of a Modern Computer System CE 240 -334 Suntiamorntut 2/1999

Memory Hierarchy of a Modern Computer System CE 240 -334 Suntiamorntut 2/1999

How is the hierarchy managed? CE 240 -334 Suntiamorntut 2/1999

How is the hierarchy managed? CE 240 -334 Suntiamorntut 2/1999

Logic Diagram of a Typical SRAM CE 240 -334 Suntiamorntut 2/1999

Logic Diagram of a Typical SRAM CE 240 -334 Suntiamorntut 2/1999

Typical of SRAM Timing CE 240 -334 Suntiamorntut 2/1999

Typical of SRAM Timing CE 240 -334 Suntiamorntut 2/1999

Classical DRAM Organization (square( CE 240 -334 Suntiamorntut 2/1999

Classical DRAM Organization (square( CE 240 -334 Suntiamorntut 2/1999

Logical Diagram of a Typical DRAM CE 240 -334 Suntiamorntut 2/1999

Logical Diagram of a Typical DRAM CE 240 -334 Suntiamorntut 2/1999

Art of Memory System Design CE 240 -334 Suntiamorntut 2/1999

Art of Memory System Design CE 240 -334 Suntiamorntut 2/1999

Example : 1 KB Direct Mapped Cache with 32 B Blocks CE 240 -334

Example : 1 KB Direct Mapped Cache with 32 B Blocks CE 240 -334 Suntiamorntut 2/1999

Example : Fully Associative CE 240 -334 Suntiamorntut 2/1999

Example : Fully Associative CE 240 -334 Suntiamorntut 2/1999

A Two-way Set Associative Cache CE 240 -334 Suntiamorntut 2/1999

A Two-way Set Associative Cache CE 240 -334 Suntiamorntut 2/1999

Disadvantage of Set Associative Cache CE 240 -334 Suntiamorntut 2/1999

Disadvantage of Set Associative Cache CE 240 -334 Suntiamorntut 2/1999

How do you design a cache? CE 240 -334 Suntiamorntut 2/1999

How do you design a cache? CE 240 -334 Suntiamorntut 2/1999

1 KB Direct mapped Cache, 32 B blocks CE 240 -334 Suntiamorntut 2/1999

1 KB Direct mapped Cache, 32 B blocks CE 240 -334 Suntiamorntut 2/1999

Improving Cache Performance : 3 general options CE 240 -334 Suntiamorntut 2/1999

Improving Cache Performance : 3 general options CE 240 -334 Suntiamorntut 2/1999

Where can a block be placed in the upper level? CE 240 -334 Suntiamorntut

Where can a block be placed in the upper level? CE 240 -334 Suntiamorntut 2/1999

Example CE 240 -334 Suntiamorntut 2/1999

Example CE 240 -334 Suntiamorntut 2/1999

Vector Processor Vector Processor operand memorytomemory operand processorVector Processor Vector Processor operand memorytomemory operand processor
Processor Selection 1 Introduction GeneralPurpose Processor Processor designedProcessor Selection 1 Introduction GeneralPurpose Processor Processor designed
Computers Central Processor Unit Basic Computer System ProcessorComputers Central Processor Unit Basic Computer System Processor
Chapter 6 Internal Memory Processor Memory InputOutput ComputerChapter 6 Internal Memory Processor Memory InputOutput Computer
Single Processor Machines Memory Hierarchies and Processor FeaturesSingle Processor Machines Memory Hierarchies and Processor Features
Single Processor Machines Memory Hierarchies and Processor FeaturesSingle Processor Machines Memory Hierarchies and Processor Features
The Memory System Memory Hierarchy A Memory SystemThe Memory System Memory Hierarchy A Memory System
Longterm Memory Explicit memory Episodic Memory Semantic MemoryLongterm Memory Explicit memory Episodic Memory Semantic Memory
Memory Training Memory sensory memory vs shortterm memoryMemory Training Memory sensory memory vs shortterm memory
MEMORY ORGANIZATION Memory Hierarchy Main Memory Auxiliary MemoryMEMORY ORGANIZATION Memory Hierarchy Main Memory Auxiliary Memory
Interactions between Processor Design and Memory System DesignInteractions between Processor Design and Memory System Design
Part V Memory System Design Computer Architecture MemoryPart V Memory System Design Computer Architecture Memory
Part V Memory System Design Computer Architecture MemoryPart V Memory System Design Computer Architecture Memory
Memory ROM RAM CACHE Processor Cache Main MemoryMemory ROM RAM CACHE Processor Cache Main Memory
Chapter 8 Memory management 4 Memory hierarchy ProcessorChapter 8 Memory management 4 Memory hierarchy Processor
Chapter 8 Memory management 4 Memory hierarchy ProcessorChapter 8 Memory management 4 Memory hierarchy Processor
Memory organization Three categories Internal processor memory MainMemory organization Three categories Internal processor memory Main
Embedded Processor Design Confidential Artificial Intelligent Processor NeuronchipsEmbedded Processor Design Confidential Artificial Intelligent Processor Neuronchips
EEL 4712 Digital Design MIPS Processor Performance ProcessorEEL 4712 Digital Design MIPS Processor Performance Processor