










![Crossed NAND Set-Reset Flip-Flop [2] 0 1 1 0 1 0 1 1 1 Crossed NAND Set-Reset Flip-Flop [2] 0 1 1 0 1 0 1 1 1](https://slidetodoc.com/presentation_image_h/e5f38ead5d1504a1b4d009bbfc094cdb/image-12.jpg)
![Crossed NAND Set-Reset Flip-Flop [3] 1 1 0 1 0 0 1 1 1 Crossed NAND Set-Reset Flip-Flop [3] 1 1 0 1 0 0 1 1 1](https://slidetodoc.com/presentation_image_h/e5f38ead5d1504a1b4d009bbfc094cdb/image-13.jpg)
![Crossed NAND Set-Reset Flip-Flop [4] 0 0 ? ? 1 1 0 0 1 Crossed NAND Set-Reset Flip-Flop [4] 0 0 ? ? 1 1 0 0 1](https://slidetodoc.com/presentation_image_h/e5f38ead5d1504a1b4d009bbfc094cdb/image-14.jpg)
![Crossed NAND Set-Reset Flip-Flop [5] 1 1 0 0 1 1 Unused State 1 Crossed NAND Set-Reset Flip-Flop [5] 1 1 0 0 1 1 Unused State 1](https://slidetodoc.com/presentation_image_h/e5f38ead5d1504a1b4d009bbfc094cdb/image-15.jpg)
![Crossed NAND Set-Reset Flip-Flop [6] 0 1 0 0 Crossed NAND Set-Reset Flip-Flop [6] 0 1 0 0](https://slidetodoc.com/presentation_image_h/e5f38ead5d1504a1b4d009bbfc094cdb/image-16.jpg)
![Crossed NOR Set-Reset Flip-Flop [1] Crossed NOR Set-Reset Flip-Flop [1]](https://slidetodoc.com/presentation_image_h/e5f38ead5d1504a1b4d009bbfc094cdb/image-17.jpg)
![Crossed NOR Set-Reset Flip-Flop [2] 0 1 1 0 1 0 0 1 1 Crossed NOR Set-Reset Flip-Flop [2] 0 1 1 0 1 0 0 1 1](https://slidetodoc.com/presentation_image_h/e5f38ead5d1504a1b4d009bbfc094cdb/image-18.jpg)
![Crossed NOR Set-Reset Flip-Flop [3] 0 0 0 1 1 0 0 0 1 Crossed NOR Set-Reset Flip-Flop [3] 0 0 0 1 1 0 0 0 1](https://slidetodoc.com/presentation_image_h/e5f38ead5d1504a1b4d009bbfc094cdb/image-19.jpg)
![Crossed NOR Set-Reset Flip-Flop [4] 1 1 ? ? 0 0 1 0 1 Crossed NOR Set-Reset Flip-Flop [4] 1 1 ? ? 0 0 1 0 1](https://slidetodoc.com/presentation_image_h/e5f38ead5d1504a1b4d009bbfc094cdb/image-20.jpg)
![Crossed NOR Set-Reset Flip-Flop [5] 1 1 0 0 Unused State 1 0 0 Crossed NOR Set-Reset Flip-Flop [5] 1 1 0 0 Unused State 1 0 0](https://slidetodoc.com/presentation_image_h/e5f38ead5d1504a1b4d009bbfc094cdb/image-21.jpg)
![Crossed NOR Set-Reset Flip-Flop [6] 0 1 0 0 Crossed NOR Set-Reset Flip-Flop [6] 0 1 0 0](https://slidetodoc.com/presentation_image_h/e5f38ead5d1504a1b4d009bbfc094cdb/image-22.jpg)



















![T Flip-Flop [1] 0 0 1 1 0 1 0 1 1 0 Toggle T Flip-Flop [1] 0 0 1 1 0 1 0 1 1 0 Toggle](https://slidetodoc.com/presentation_image_h/e5f38ead5d1504a1b4d009bbfc094cdb/image-42.jpg)










![Using A Set-Reset Flip-Flop as a Debounce Switch [2] Using A Set-Reset Flip-Flop as a Debounce Switch [2]](https://slidetodoc.com/presentation_image_h/e5f38ead5d1504a1b4d009bbfc094cdb/image-53.jpg)
![Using A Set-Reset Flip-Flop as a Debounce Switch [3] Using A Set-Reset Flip-Flop as a Debounce Switch [3]](https://slidetodoc.com/presentation_image_h/e5f38ead5d1504a1b4d009bbfc094cdb/image-54.jpg)
สญญาณ clock ทใชควบคม ชนด Positive Level Negative Level Positive Edge Triggered Negative Edge Triggered สญญลกษ ณ
ตารางการทำงานของ Set-Reset Flip-Flop Input Output 0 0 0 1 Reset State 1 0 Set State 1 1 Nochanged State Not allowed State
Crossed NAND Set-Reset Flip-Flop
Crossed NAND Set-Reset Flip-Flop [2] 0 1 1 0 1 0 1 1 1 0
Crossed NAND Set-Reset Flip-Flop [3] 1 1 0 1 0 0 1 1 1 0
Crossed NAND Set-Reset Flip-Flop [4] 0 0 ? ? 1 1 0 0 1 1 1 0
Crossed NAND Set-Reset Flip-Flop [5] 1 1 0 0 1 1 Unused State 1 0 0 1 1 0 Set State 0 1 1 0 0 1 Reset State 0 0 1 1 Unchangeed State
Crossed NAND Set-Reset Flip-Flop [6] 0 1 0 0
Crossed NOR Set-Reset Flip-Flop [1]
Crossed NOR Set-Reset Flip-Flop [2] 0 1 1 0 1 0 0 1 1 0
Crossed NOR Set-Reset Flip-Flop [3] 0 0 0 1 1 0 0 0 1 0 1 0 0 1 1 0
Crossed NOR Set-Reset Flip-Flop [4] 1 1 ? ? 0 0 1 0 1 0 0 1 1 0
Crossed NOR Set-Reset Flip-Flop [5] 1 1 0 0 Unused State 1 0 0 1 1 0 Set State 0 1 1 0 0 1 Reset State 0 0 1 1 Unchangeed State
Crossed NOR Set-Reset Flip-Flop [6] 0 1 0 0
Waveform Crossed RS Flip-Flop NAND NOR
Gated Set-Reset Flip-Flop 1 0 1
Gated Set-Reset Flip-Flop 1
Gated Set-Reset Flip-Flop
Gated Set-Reset Flip-Flop 0 0 1 1 0 1 0 1 0 1 1 1 0 1 Unchangeed State Reset State Set State Unused State
JK Flip-Flop
JK Flip-Flop
JK Flip-Flop 0 1 1 1 0 0 1 1 X X X 0 1 X X X 1 0 1 0 1 1 1 0 X Toggle Set State Reset State Not allowed State
JK Flip-Flop
D Flip-Flop ชนดม Clock
D Flip-Flop ชนดม Clock
D Flip-Flop ชนดม D Clock 0 0 1 1 1 Clock Nochanged State 0 1 1 0
D Flip-Flop ชนดม 0 0 1 1 0 1 0 1 1 0 Toggle Clock
T Flip-Flop [1] 0 0 1 1 0 1 0 1 1 0 Toggle
Master-Slave D Flip-Flop Negative Edge-Triggered Master-Slave D Flip-Flop
Master-Slave D Flip-Flop 1 0 1 1 Negative Edge-Triggered Master-Slave D Flip-Flop
Master-Slave D Flip-Flop 1 1 0 1 Negative Edge-Triggered Master-Slave D Flip-Flop
Master-Slave D Flip-Flop 1 1 0 1 Negative Edge-Triggered Master-Slave D Flip-Flop
Master-Slave D Flip-Flop 1 0 1 1 Negative Edge-Triggered Master-Slave D Flip-Flop
Using A Set-Reset Flip-Flop as a Debounce Switch [2]
Using A Set-Reset Flip-Flop as a Debounce Switch [3]