Chapter 2 The Microprocessor and its Architecture Introduction

Introduction • This chapter presents the microprocessor as a programmable device by first looking

Chapter Objectives Upon completion of this chapter, you will be able to: • Describe

Chapter Objectives (cont. ) Upon completion of this chapter, you will be able to:

2– 1 INTERNAL MICROPROCESSOR ARCHITECTURE • Before a program is written or instruction investigated,

A thread consists of a program counter, a register set, and a stack space.

The Programming Model • 8086 through Core 2 considered program visible. – registers are

• 80286 and above contain program-invisible registers to control and operate protected memory.

Figure 2– 1 The programming model of the 8086 through the Core 2 microprocessor

Multipurpose Registers • RAX - a 64 -bit register (RAX), a 32 -bit register

Address Space (Main Memory: RAM) • Address bus: 16 bit Address Space: 64 KBytes

• RBX, addressable as RBX, EBX, BH, BL. – BX register (base index)

• RBP, as RBP, EBP, or BP. – points to a memory (base

• R 8 - R 15 found in the Pentium 4 and Core

Special-Purpose Registers • Include RIP, RSP, and RFLAGS – segment registers include CS, DS,

• RFLAGS indicate the condition of the microprocessor and control its operation. •

Figure 2– 2 The EFLAG and FLAG register counts for the entire 8086 and

• Flag bits, with a brief description of function. • C (carry) holds

List of Each Flag bit, with a brief description of function. • C (carry)

• A (auxiliary carry) holds the carry (half-carry) after addition or the borrow

• I (interrupt) controls operation of the INTR (interrupt request) input pin. •

• IOPL used in protected mode operation to select the privilege level for

• AC, (alignment check) flag bit activates if a word or doubleword is

• ID (identification) flag indicates that the Pentium microprocessors support the CPUID instruction.

Segment Registers • Generate memory addresses when combined with other registers in the microprocessor.

• CS (code) segment holds code (programs and procedures) used by the microprocessor.

• SS (stack) defines the area of memory used for the stack. –

• FS and GS segments are supplemental segment registers available in 80386–Core 2

2– 2 REAL MODE MEMORY ADDRESSING • 80286 and above operate in either the

Real Mode Memory Addressing • The first 1 MB memory is Real memory or

Segment Plus Offset Determines Address To get the real address 1. Pad 0 H

Segments and Offsets • All real mode memory addresses must consist of a segment

Figure 2– 3 The real mode memory-addressing scheme, using a segment address plus an

• Once the beginning address is known, the ending address is found by

Default Segment and Offset Registers • The microprocessor has rules that apply to segments

• Another of the default combinations is the stack. – stack data are

Figure 2– 4 A memory system showing the placement of four memory segments. –

2– 3 INTRO TO PROTECTED MODE MEMORY ADDRESSING • Allows access to data and

Selectors and Descriptors * * 8191 * Offset 16 8 0 * * 2

Figure 2– 8 The contents of a segment register during protected mode operation of

Exercise questions 29. If the DS register contains 0020 H in a protected mode

Selectors and Descriptors • The descriptor is located in the segment register & describes

• Global descriptors contain segment definitions that apply to all programs. • Local

Figure 2– 6 The 80286 through Core 2 64 -bit descriptors. The Intel Microprocessors:

• The base address of the descriptor indicates the starting location of the

DESCRIPTORS: • Base (B 31 – B 0): indicates the starting location (base address)

Example, • Base = Start = 10000000 h Limit = 001 FFh and G

DESCRIPTORS… • AV bit: is used by some operating systems to indicate that the

DESCRIPTORS… • Access rights byte: allows complete control over the segment. If the segment

• Operating systems operate in a 16 - or 32 -bit environment. •

• The access rights byte controls access to the protected mode segment. –

Figure 2– 7 The access rights byte for the 80286 through Core 2 descriptor.

Access right byte configuration The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium

The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium,

Example: Access Rights byte FEH = 1111 1110 P = 1 Segment is mapped

• Descriptors are chosen from the descriptor table by the segment register. –

• Figure 2– 9 shows how the segment register, containing a selector, chooses

Figure 2– 9 Using the DS register to select a description from the global

Program-Invisible Registers • Global and local descriptor tables are found in the memory system.

Figure 2– 10 The program-invisible register within the 80286– Core 2 microprocessors. The Intel

• When a new segment number is placed in a segment register, the

• The GDTR (global descriptor table register) and IDTR (interrupt descriptor table register)

• To access the local descriptor table, the LDTR (local descriptor table register)

Slides: 65

Download presentation

Chapter 2: The Microprocessor and its Architecture

Introduction • This chapter presents the microprocessor as a programmable device by first looking at its internal programming model and then how its memory space is addressed. • The architecture of Intel microprocessors is presented, as are the ways that the family members address the memory system. • Addressing modes for this powerful family of microprocessors are described for the real, protected, and flat modes of operation. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Chapter Objectives Upon completion of this chapter, you will be able to: • Describe function and purpose of each program-visible register in the 8086 -Core 2 microprocessors, including 64 -bit extensions. • Detail the flag register and the purpose of each flag bit. • Describe how memory is accessed using real mode memory-addressing techniques. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Chapter Objectives (cont. ) Upon completion of this chapter, you will be able to: • Describe how memory is accessed using protected mode memory-addressing techniques. • Describe how memory is accessed using the 64 -bit flat memory model. • Describe program-invisible registers found in the 80286 through Core 2 microprocessors. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

2– 1 INTERNAL MICROPROCESSOR ARCHITECTURE • Before a program is written or instruction investigated, internal configuration of the microprocessor must be known. • In a multiple core microprocessor each core contains the same programming model. • Each core runs a separate task or thread simultaneously. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

A thread consists of a program counter, a register set, and a stack space. A task shares with peer threads its code section, data section, and operating system resources The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

The Programming Model • 8086 through Core 2 considered program visible. – registers are used during programming and are specified by the instructions • Other registers considered to be program invisible. – not addressable directly during applications programming The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• 80286 and above contain program-invisible registers to control and operate protected memory. – and other features of the microprocessor • 80386 through Core 2 microprocessors contain full 32 -bit internal architectures. • 8086 through the 80286 are fully upwardcompatible to the 80386 through Core 2. • Figure 2– 1 illustrates the programming model 8086 through Core 2 microprocessor. – including the 64 -bit extensions The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Figure 2– 1 The programming model of the 8086 through the Core 2 microprocessor including the 64 -bit extensions. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Multipurpose Registers • RAX - a 64 -bit register (RAX), a 32 -bit register (accumulator) (EAX), a 16 -bit register (AX), or as either of two 8 -bit registers (AH and AL). • The accumulator is used for instructions such as multiplication, division, and some of the adjustment instructions. • Intel plans to expand the address bus to 52 bits to address 4 P (252~1015 =peta) bytes of memory. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Address Space (Main Memory: RAM) • Address bus: 16 bit Address Space: 64 KBytes • Address bus: 20 bit Address Space: 1 MBytes Address bus: 32 bit Address Space: 4 GBytes Address bus: 34 bit Address Space: 16 GBytes • Address bus: 36 bit Address Space: 64 GBytes • Address bus: 38 bit Address Space: 256 GBytes • Address bus: 52 bit Address Space: 1015 Bytes The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• RBX, addressable as RBX, EBX, BH, BL. – BX register (base index) sometimes holds offset address of a location in the memory system in all versions of the microprocessor • RCX, as RCX, ECX, CH, or CL. – a (count) general-purpose register that also holds the count for various instructions • RDX, as RDX, EDX, DH, or DL. – a (data) general-purpose register – holds a part of the result from a multiplication or part of dividend before a division The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• RBP, as RBP, EBP, or BP. – points to a memory (base pointer) location for memory data transfers • RDI addressable as RDI, EDI, or DI. – often addresses (destination index) string destination data for the string instructions • RSI used as RSI, ESI, or SI. – the (source index) register addresses source string data for the string instructions – like RDI, RSI also functions as a generalpurpose register The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• R 8 - R 15 found in the Pentium 4 and Core 2 if 64 -bit extensions are enabled. – data are addressed as 64 -, 32 -, 16 -, or 8 -bit sizes and are of general purpose • Most applications will not use these registers until 64 -bit processors are common. – the 8 -bit portion is the rightmost 8 -bit only – bits 8 to 15 are not directly addressable as a byte The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Special-Purpose Registers • Include RIP, RSP, and RFLAGS – segment registers include CS, DS, ES, SS, FS, and GS • RIP addresses the next instruction in a section of memory. – defined as (instruction pointer) a code segment • RSP addresses an area of memory called the stack. – the (stack pointer) stores data through this pointer The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• RFLAGS indicate the condition of the microprocessor and control its operation. • Figure 2– 2 shows the flag registers of all versions of the microprocessor. • Flags are upward-compatible from the 8086/8088 through Core 2. • The rightmost five and the overflow flag are changed by most arithmetic and logic operations. – although data transfers do not affect them The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Figure 2– 2 The EFLAG and FLAG register counts for the entire 8086 and Pentium microprocessor family. • Flags never change for any data transfer or program control operation. • Some of the flags are also used to control features found in the microprocessor. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• Flag bits, with a brief description of function. • C (carry) holds the carry after addition or borrow after subtraction. – also indicates error conditions • P (parity) is the count of ones in a number expressed as even or odd. Logic 0 for odd parity; logic 1 for even parity. – if a number contains three binary one bits, it has odd parity – if a number contains no one bits, it has even parity The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

List of Each Flag bit, with a brief description of function. • C (carry) holds the carry after addition or borrow after subtraction. – also indicates error conditions • P (parity) is the count of ones in a number expressed as even or odd. Logic 0 for odd parity; logic 1 for even parity. – if a number contains three binary one bits, it has odd parity; If a number contains no one bits, it has even parity The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• A (auxiliary carry) holds the carry (half-carry) after addition or the borrow after subtraction between bit positions 3 and 4 of the result. • Z (zero) shows that the result of an arithmetic or logic operation is zero. • S (sign) flag holds the arithmetic sign of the result after an arithmetic or logic instruction executes. • T (trap) The trap flag enables trapping through an on-chip debugging feature. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• I (interrupt) controls operation of the INTR (interrupt request) input pin. • D (direction) selects increment or decrement mode for the DI and/or SI registers. • O (overflow) occurs when signed numbers are added or subtracted. – an overflow indicates the result has exceeded the capacity of the machine The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• IOPL used in protected mode operation to select the privilege level for I/O devices. • NT (nested task) flag indicates the current task is nested within another task in protected mode operation. • RF (resume) used with debugging to control resumption of execution after the next instruction. • VM (virtual mode) flag bit selects virtual mode operation in a protected mode system. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• AC, (alignment check) flag bit activates if a word or doubleword is addressed on a nonword or non-doubleword boundary. • VIF is a copy of the interrupt flag bit available to the Pentium 4–(virtual interrupt) • VIP (virtual) provides information about a virtual mode interrupt for (interrupt pending) Pentium. – used in multitasking environments to provide virtual interrupt flags The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• ID (identification) flag indicates that the Pentium microprocessors support the CPUID instruction. – CPUID instruction provides the system with information about the Pentium microprocessor The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Segment Registers • Generate memory addresses when combined with other registers in the microprocessor. • Four or six segment registers in various versions of the microprocessor. • A segment register functions differently in real mode than in protected mode. • Following is a list of each segment register, along with its function in the system. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• CS (code) segment holds code (programs and procedures) used by the microprocessor. • DS (data) contains most data used by a program. – Data are accessed by an offset address or contents of other registers that hold the offset address • ES (extra) an additional data segment used by some instructions to hold destination data. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• SS (stack) defines the area of memory used for the stack. – stack entry point is determined by the stack segment and stack pointer registers – the BP register also addresses data within the stack segment The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• FS and GS segments are supplemental segment registers available in 80386–Core 2 microprocessors. – allow two additional memory segments for access by programs • Windows uses these segments for internal operations, but no definition of their usage is available. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

2– 2 REAL MODE MEMORY ADDRESSING • 80286 and above operate in either the real or protected mode. • Real mode operation allows addressing of only the first 1 M byte of memory space—even in Pentium 4 or Core 2 microprocessor. – the first 1 M byte of memory is called the real memory, conventional memory, or DOS memory system The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Real Mode Memory Addressing • The first 1 MB memory is Real memory or the Conventional memory Segment n SS A 000 h * * * offset Segment 2 16 bit Segment registers DS 8000 h Segment 1 1. 2. 3. 4. 1 MB requires 20 bit address CS 0000 h Each segment is 64 KB Offset address is 16 bit or 2 byte Actual address = segment address + offset address 1 MB

Segment Plus Offset Determines Address To get the real address 1. Pad 0 H at the end of segment register 2. Add the offset value CS Offset = 1000 H = F 000 H 10000 H F 000 H 1 F 000 H DS Offset = 1234 H = 245 FH 12340 H 245 FH 1479 FH 1. Since each segment is 64 K, the offset address can take maximum of FFFFH 2. Once, the beginning address is found in segment registers, ending address is calculated by adding FFFFH with the value of segment register after padding 0 H after it. From Intel Microprocessor

Segments and Offsets • All real mode memory addresses must consist of a segment address plus an offset address. – segment address defines the beginning address of any 64 K-byte memory segment – offset address selects any location within the 64 K byte memory segment • Figure 2– 3 shows how the segment plus offset addressing scheme selects a memory location. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Figure 2– 3 The real mode memory-addressing scheme, using a segment address plus an offset. – this shows a memory segment beginning at 10000 H, ending at location IFFFFH • 64 K bytes in length – also shows how an offset address, called a displacement, of F 000 H selects location 1 F 000 H in the memory The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• Once the beginning address is known, the ending address is found by adding FFFFH. – because a real mode segment of memory is 64 K in length • The offset address is always added to the segment starting address to locate the data. • Segment and offset address is sometimes written as 1000: 2000. – a segment address of 1000 H; an offset of 2000 H The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Default Segment and Offset Registers • The microprocessor has rules that apply to segments whenever memory is addressed. – these define the segment and offset register combination • The code segment register defines the start of the code segment. • The instruction pointer locates the next instruction within the code segment. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• Another of the default combinations is the stack. – stack data are referenced through the stack segment at the memory location addressed by either the stack pointer (SP/ESP) or the pointer (BP/EBP) • Figure 2– 4 shows a system that contains four memory segments. – a memory segment can touch or overlap if 64 K bytes of memory are not required for a segment The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Figure 2– 4 A memory system showing the placement of four memory segments. – think of segments as Windows that can be moved over any area of memory to access data or code – a program can have more than four or six segments, • but only access four or six segments at a time The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

2– 3 INTRO TO PROTECTED MODE MEMORY ADDRESSING • Allows access to data and programs located within & above the first 1 M byte of memory. • Protected mode is where Windows operates. • In place of a segment address, the segment register contains a selector that selects a descriptor from a descriptor table. • The descriptor describes the memory segment’s location, length, and access rights. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Selectors and Descriptors * * 8191 * Offset 16 8 0 * * 2 1 0 31 15 7 GDT/LDT Segment Registers As Selector 1. 8192 number of descriptors in each table 2. Each descriptor 8 bytes long, thus table size is 64 KB 3. Selector selects one descriptor 4. Descriptor describes the segment The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Figure 2– 8 The contents of a segment register during protected mode operation of the 80286 through Core 2 microprocessors. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Exercise questions 29. If the DS register contains 0020 H in a protected mode system, which global descriptor table entry is accessed? 30. If DS = 0103 H in a protected mode system, the requested privilege level is _____. 31. If DS = 0105 H in a protected mode system, which entry, table, and requested privilege level are selected? The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Selectors and Descriptors • The descriptor is located in the segment register & describes the location, length, and access rights of the segment of memory. – it selects one of 8192 descriptors from one of two tables of descriptors • In protected mode, this segment number can address any memory location in the system for the code segment. • Indirectly, the register still selects a memory segment, but not directly as in real mode. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• Global descriptors contain segment definitions that apply to all programs. • Local descriptors are usually unique to an application. – a global descriptor might be called a system descriptor, and local descriptor an application descriptor • Figure 2– 6 shows the format of a descriptor for the 80286 through the Core 2. – each descriptor is 8 bytes in length – global and local descriptor tables are a maximum of 64 K bytes in length The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Figure 2– 6 The 80286 through Core 2 64 -bit descriptors. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• The base address of the descriptor indicates the starting location of the memory segment. – the paragraph boundary limitation is removed in protected mode – segments may begin at any address • The G, or granularity bit allows a segment length of 4 K to 4 G bytes in steps of 4 K bytes. – 32 -bit offset address allows segment lengths of 4 G bytes – 16 -bit offset address allows segment lengths of 64 K bytes. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

DESCRIPTORS: • Base (B 31 – B 0): indicates the starting location (base address) of the memory segment. This allows segments to begin at any location in the processor's 4 G bytes of memory. • Limit (L 19 – L 0): contains the last offset address found in a segment. Since this field is 20 bits, the segment size could be anywhere between 1 and 1 M bytes. However, if the G bit (granularity bit) is set, the value of the limit is multiplied by 4 K bytes (i. e. , appended with FFFH). In this case, the segment size could be anywhere between 4 K and 4 G bytes in steps of 4 K bytes. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Example, • Base = Start = 10000000 h Limit = 001 FFh and G = 0 So, End = Base + Limit = 10000000 h + 001 FFh = 100001 FFh Segment Size = 512 bytes Base = Start = 10000000 h Limit = 001 FFh and G = 1 So, End = Base + Limit * 4 K = 10000000 h + 001 FFFFFh = 101 FFFFFh Segment Size = 2 M bytes The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

DESCRIPTORS… • AV bit: is used by some operating systems to indicate that the segment is available (AV = 1) or not available (AV = 0). D bit: If D = 0, the instructions are 16 -bit instructions, compatible with the 8086 -80286 microprocessors. This means that the instructions use 16 -bit offset addresses and 16 -bit registers by default. This mode is the 16 bit instruction mode or DOS mode. If D = 1, the instructions are 32 -bits by default (Windows XP works in this mode). The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

DESCRIPTORS… • Access rights byte: allows complete control over the segment. If the segment is a data segment, the direction of growth is specified. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• Operating systems operate in a 16 - or 32 -bit environment. • DOS uses a 16 -bit environment. • Most Windows applications use a 32 -bit environment called WIN 32. • MSDOS/PCDOS & Windows 3. 1 operating systems require 16 -bit instruction mode. • Instruction mode is accessible only in a protected mode system such as Windows XP Windows Vista Windows 7 Windows 8 ? ? ? . The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• The access rights byte controls access to the protected mode segment. – describes segment function in the system and allows complete control over the segment – if the segment is a data segment, the direction of growth is specified • If the segment grows beyond its limit, the operating system is interrupted, indicating a general protection fault. • You can specify whether a data segment can be written or is write-protected. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Figure 2– 7 The access rights byte for the 80286 through Core 2 descriptor. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Access right byte configuration The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Example: Access Rights byte FEH = 1111 1110 P = 1 Segment is mapped into physical memory DPL=11 Privilege level 3 E = 1 executable code segment C=1 confirming code segment R = 1 readable code segment A = 0 segment has not been accessed The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• Descriptors are chosen from the descriptor table by the segment register. – register contains a 13 -bit selector field, a table selector bit, and requested privilege level field • The TI bit selects either the global or the local descriptor table. • Requested Privilege Level (RPL) requests the access privilege level of a memory segment. – If privilege levels are violated, system normally indicates an application or privilege level violation The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• Figure 2– 9 shows how the segment register, containing a selector, chooses a descriptor from the global descriptor table. • The entry in the global descriptor table selects a segment in the memory system. • Descriptor zero is called the null descriptor, must contain all zeros, and may not be used for accessing memory. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Figure 2– 9 Using the DS register to select a description from the global descriptor table. In this example, the DS register accesses memory locations 00100000 H– 001000 FFH as a data segment. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Program-Invisible Registers • Global and local descriptor tables are found in the memory system. • To access & specify the table addresses, 80286–Core 2 contain program-invisible registers. – not directly addressed by software • Each segment register contains a programinvisible portion used in the protected mode. – often called cache memory because cache is any memory that stores information The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Figure 2– 10 The program-invisible register within the 80286– Core 2 microprocessors. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• When a new segment number is placed in a segment register, the microprocessor accesses a descriptor table and loads the descriptor into the program-invisible portion of the segment register. – held there and used to access the memory segment until the segment number is changed • This allows the microprocessor to repeatedly access a memory segment without referring to the descriptor table. – hence the term cache The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• The GDTR (global descriptor table register) and IDTR (interrupt descriptor table register) contain the base address of the descriptor table and its limit. – when protected mode operation desired, address of the global descriptor table and its limit are loaded into the GDTR • The location of the local descriptor table is selected from the global descriptor table. – one of the global descriptors is set up to address the local descriptor table The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

• To access the local descriptor table, the LDTR (local descriptor table register) is loaded with a selector. – selector accesses global descriptor table, & loads local descriptor table address, limit, & access rights into the cache portion of the LDTR • The TR (task register) holds a selector, which accesses a descriptor that defines a task. – a task is most often a procedure or application • Allows multitasking systems to switch tasks to another in a simple and orderly fashion. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium, Pentium Processor, Pentium II, Pentium, 4, and Core 2 with 64 -bit Extensions Architecture, Programming, and Interfacing, Eighth Edition Barry B. Brey Copyright © 2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.