CERN Electronics Pool Tools for Discovery Digital Pulse

CERN Electronics Pool Tools for Discovery Digital Pulse Processing Workshop June 23 rd 2010, CERN Carlo Tintori

Outline • Description of the hardware of the waveform digitizers • Use of the digitizers for physics applications • Comparison between the traditional analog acquisition chains and the new fully digital approach • DPP algorithms: • Pulse triggering • Zero suppression • Pulse Height Analysis • Charge Integration • Time measurement • Gamma-Neutron discrimination • Multi Channel Scaler • Overview on the CAEN Digitizer family • Experimental setup description and practical demonstrations Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Digitizers vs Oscilloscopes • The principle of operation of a waveform digitizer is the same as the digital oscilloscope: when the trigger occurs, a certain number of samples (acquisition window) is saved into one memory buffer • However, there are important differences: – – no dead-time between triggers (Multi Event Memory) multi-board synchronization for system scalability high bandwidth data readout links on-line data processing (FPGA or DSP) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Block Diagram • Mother-daughter board configuration: • The mother board defines the form-factor; it contains one FPGA for the readout interfaces and the services (power supplies, clocks, I/Os, etc…) • The daughter board defines the type of digitizer; it contains the input amplifiers, the ADCs, the FPGA for the data processing and the memories

Board Layout Opt. Link I/Os TRG in-out DAC out CLK in-out ADC PLL FPGA Lin. Reg. LOCAL BUS DC-DC Memory VME Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Multi-board synchronization (I) • Clock distribution • External Clock In/Out (differential LVDS) • Clock Distribution: • Daisy Chain: Clock-Out to Clock-In chain (the first board can act as a clock master) • Fan-Out: one clock source + 1 to N fan-out • High performance and low jitter PLL for clock synthesis • Frequency multiplication: necessary when the sampling clock frequency is high • Jitter cleaning: the PLL can reduce the jitter coming from the external clock source • Programmable clock phase adjust to compensate the cable delay Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Multi-board synchronization (II) • Trigger and Sync Distribution • External Trigger In/Out • Trigger Time Stamp synchronous with the ADC sampling clock • External Sync input to start-stop the acquisition synchronously and/or to keep the time stamp alignment between boards • External Trigger and Sync must be synchronous with the sampling clock • The trigger re-synchronization causes a jitter of one clock period (trigger uncertainty) • It is necessary to digitize the trigger signal in the cases where the trigger is used as a time reference to be correlated with the channels • The trigger latency can be compensated by means of the pre-trigger size (memory look back) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Triggers and acquisition • Trigger types: • External Trigger (same as the ‘Ext Trigger’ in the scopes) • Software Trigger (same as the ‘Auto Trigger’ in the scopes) • Self-Trigger (same as the ‘Normal Trigger’ in the scopes) • The trigger can be common to all the channels in a board (like in the scopes) or individual; in the first case, the self trigger of one channel is propagated to the others • Self trigger: just a simple threshold or advanced triggers based on digital algorithms implemented in the FPGAs (input pulse recognition) • Programmable Acquisition Window and Pre/Post Trigger Size • Dead-Timeless Multi Event Acquisition (memory paging) • Some digitizers have auxiliary digital I/Os or communication busses that allow to use external trigger logics (coincidences, multiplicity, etc…) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Fundamentals of A/D conversion • Analog Bandwidth <= Sampling rate / 2 • LSB = Dynamic Range / 2 Nbit • Quantization noise: = LSB / 12 = ~ 0. 3 LSB • SNR = 20 log (S/N); THD = 20 log (S/D); SINAD = 20 log (S / (N+D)) • Effective Number of bits: ENOB = (SINAD – 1. 76 d. B) / 6. 02 • Oversampling: Fovs = 4 Nadd * Fs N’bit = Nbit + NAdd • Sampling clock jitter: SNRJITTER = -20 log (2 FANALOG TJITTER) • Other sources of noise: DNL, INL Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Digitizers for Physics Applications • Traditionally, the acquisition chains for radiation detectors are made out of mainly analog circuits; the A to D conversion is performed at the very end of the chain • Nowadays, the availability of very fast and high precision flash ADCs permits to design acquisition systems in which the A to D conversion occurs as close as possible to the detector • In theory, this is an ideal acquisition system (information lossless) • The data throughput is extremely high: it is no possible to transfer row data to the computers and make the analysis offline! • On-line digital data processing in needed to extract only the information of interest (Zero Suppression & Digital Pulse Processing) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Traditional chain: example 1 charge sensitive preamplifiers Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Traditional chain: example 1 trans-impedance (current sensitive) preamplifier • • The QDC is not self-triggering; need a gate generator need delay lines to compensate the delay of the gate logic Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Benefits of the digital approach • One single board can do the job of several analog modules • Full information preserved • Reduction in size, cabling, power consumption and cost per channel • High reliability and reproducibility • Flexibility (different digital algorithms can be designed and loaded at any time into the same hardware) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Readout Bandwidth • Example with Mod 720: • 1 sample = 12 bit = 1. 5 byte • 1 channel = 1. 5 byte @ 250 MHz = 375 MB/s • 1 VME board = 8 channels = 3 GB/s !!! • Continuous acquisition not possible! • Example 2 (triggered acquisition): • Record length = 512 samples (~ 2 s) = 768 bytes per channel • Trigger Rate = 10 KHz • 1 VME board = ~ 61 MB/s • Readout Bandwidth of CAEN digitizers: • • VME with MBLT: VME with 2 e. SST: Optical Link: USB 2. 0: 60 MB/s 150 MB/s 70 MB/s 30 MB/s Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Digital Pulse detection (self-triggering) • A good trigger is the basis for both the DPP and the Zero Suppression • The aim of the self-trigger is to identify the good pulses and trigger the acquisition on channel by channel basis • Pulse identification can be difficult because of the noise, baseline fluctuation, pile-up, fast repetition, etc… • Trigger algorithms based on a fixed voltage threshold are not suitable for most physics applications • It is necessary to apply digital filters able to reject the noise, cancel the baseline and to do shape and timing analysis Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

DPP algorithms for triggering • Timing filter RC-(CR)N issues: • • High frequency noise rejection (RC filter mean) Baseline restoration (CR or CR 2 filter 1 st or 2 nd derivative) Immune to pile-up and low frequency noise (baseline fluctuation) Bipolar signal Zero crossing time-stamp (digital CFD) • Constraints on the Time Over Threshold and/or zero crossing can be added to improve the noise rejection Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

DPP for the Zero Suppression • Data reduction algorithms can be developed to reduce the data throughput: – Full event suppression: one event (acquisition window) is discarded if no pulse is detected inside the window – Zero Length Encoding: only the parts exceeding the threshold (plus a certain number of samples before and after) are saved. Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

DPP for the Pulse Height Analysis (DPP-TF) • Digital implementation of the shaping amplifier + peak sensing ADC (Multi-Channel Analyzer) • Implemented in the 14 bit, 100 MSps digitizers (mod. 724) • Use of trapezoidal filters to shape the long tail exponential pulses • Pile-up rejection, Baseline restoration, ballistic deficit correction • High counting rate, very low dead time • Energy and timing information can be combined • Best suited for high resolution spectroscopy (especially Germanium detectors) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

DPP-TF Block Diagram Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

DPP-TF / Analog Chain set-ups N 1470 High Voltage 60 Co 137 Cs Ge / Si C. S. PRE N 968 N 957 Shaping Amplifier Peak Sensing ADC DT 5724 14 bit @ 100 MSps Digitizer + DPP-TF Energy Time Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

DPP-TF vs Analog Chain • PROs – – – All in one board Stability and reproducibility Counting rate (lower dead-time) Source Activity measurement (count all pulses) Ballistic deficit correction Timing information Dynamic Range Channel density Synchronization and coincidences in multiple channel systems Total Cost per Channel Better Energy Resolution (? ) • CONs – Parameters set-up (need good software interface) – Getting started more difficult – Lower Energy Resolution (? ) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

DPP-TF: Test Results • Tested with Germanium Detectors at LNL (Legnaro - Italy) in Nov-08 and Feb-09, at GSI (Germany) on May-09, at INFN-MI on Jan-10, in Japan on Feb-10: resolution = 2. 2 Ke. V @ 1. 33 Me. V (60 Co) • Tested with Silicon Strip (SSSSD and DSSSD) and Cs. I detectors in Sweden at Lund and Uppsala (ion beam test) • Tested with Na. I detectors in CAEN (see demo) • Tested with PET in U. S. A. • Tested for a homeland security application using Cs. I 60 Co with 228 Th with DSSSD Ge FWHM @ 1. 33 Me. V: 2. 2 Ke. V Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

DPP for the Charge Integration (DPP_CI) • Digital implementation of the QDC + discriminator and gate generator • Implemented in the 12 bit, high speed digitizers ( Mod. 720 (*) ) • Self-gating integration; no delay line to fit the pulse within the gate • Automatic pedestal subtraction • Extremely high dynamic range • Dead-timeless acquisition (no conversion time) • Energy and timing information can be combined • Typically used for PMT or Si. PM/MPPC readout and for gamma-neutron discrimination in scintillating detectors (*) Implementation in the Mod 751 is being studied Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

DPP-CI Block Diagram Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

DPP-CI / Analog Chain set-ups N 1470 High Voltage Splitter A 315 Delay N 108 A CFD N 842 QDC V 792 N Charge TDC V 1190 Time Dual Timer N 93 B PMT Na. I(Tl) 60 Co 137 Cs DT 5720 12 bit @ 250 MSps Digitizer + DPP-CI Charge Time Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

DPP-CI vs Analog Chain • PROs – – – – – All in one board Stability and reproducibility Self-Independent-Retroactive-Adaptive Gate No conversion time (dead-timeless acquisition) Baseline restoration Accept positive, negative and bipolar signals Extremely wide Dynamic Range Coincidences between couples of channels Total Cost per Channel Better Energy/Timing Resolution (? ) • CONs – – Parameters set-up (need good software interface) Getting started more difficult Channel density Lower Energy/Timing Resolution (? ) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

DPP-CI: Test Results Resolution = FWHM * 100 / Mean DPP-CI Analog QDC Energy (Me. V) Res (%) 0. 481 (137 Cs Compton edge) 9. 41 1. 18 12. 80 0. 70 0. 662 (137 Cs Photopeak) 7. 01 0. 04 8. 17 0. 04 1. 33 (60 Co Photopeak) 5. 67 0. 03 6. 66 0. 18 1. 17 (60 Co Photopeak) 5. 46 0. 02 5. 89 0. 13 2. 51 (60 Co Sum peak) 3. 82 0. 11 4. 10 0. 24 Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

DPP-CI: Other Tests • Tested with Si. PM/MPPC detectors at Univerità dell’Insubria (Como – Italy) and in CAEN (2009/2010): Dark Counting Rate LED pulser Readout of a 3 x 3 mm Lyso Crystal + Gamma source Readout of a scintillator tile for beta particles • Threshold scan – – Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited • 0. 5 ph • 1. 5 ph • 2. 5 ph

DPP for Time Measurements • Digital implementation of the TDC + CFD • Actually implemented in both DPP-TF and DPP-CI (without interpolation) • Digital algorithms to implement Constant Fraction Discriminators or Timing Filters (RC-CRN) • Extremely high dynamic range • Dead-timeless acquisition (no conversion time) • Interpolation between a set of samples can increase the resolution well beyond the sampling period (up to picoseconds) • Resolution strongly dependent on pulse signal rise-time and amplitude ( V/ T) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Digital algorithms for Timing Analysis • Positive/negative pulses digitally transformed into bipolar pulses • The Zero Crossing doesn’t depend on the pulse amplitude • Timing filters: RCN or Digital CFD • Optional RC filter (mean filter) to reduce the HF noise • ZC interpolations: • Linear (2 points) • Cubic (4 points) • Best fit line or curve (4 or more points) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Digital CFD and Timing Filters NOTE: the higher ZC slope and the lower tail, the better filter Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

ZC timing errors • The timing resolution is affected by three main sources of noise: – – – Electronic noise in the analog signal (not considered here) Quantization error Eq Interpolation error Ei • Both simulations and experimental test demonstrate that there are two different regions: • When Rise Time > 5*Ts the pulse edge can be well approximated to a straight line, hence Ei is negligible. The resolution is proportional to the rise time and to the number of bits of the ADC. • When Rise Time < 5*Ts the approximation to a straight line is too rough and Ei is the dominant source of error. The resolution is still proportional to the number of bit but becomes inversely proportional to the rise time. Resolution improvement expected for cubic interpolation. • The best resolution is for Rise Time = 5*Ts, regardless the type of digitizer • The resolution is always proportional to the pulse amplitude (more precisely to the slope V/ T) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Sampling Clock phase effect (RT<5 Ts) (I) DELAYAB = N * Ts: same clock phase for A and B same interpolation error ERRA ERRB Error cancellation in calculating TIMEAB = (ZCA + ERRA) – (ZCB + ERRB) = ZCA– ZCB + (ERRA - ERRB ) DELAYAB = (N+0. 5) * Ts: rotated clock phase for A and B same interpolation error ERRA ERRB No error cancellation. ERRA and ERRB are symmetric: twin peak distribution Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Sampling Clock phase effect (RT<5 Ts) DELAY = N * Ts DELAY = (N + 0. 5) * Ts Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited (II)

Sampling Clock phase effect (RT<5 Ts) Vpp = 100 m. V Rise Time = Ts 14 bit – 100 MSps Emulation 12 bit – 250 MSps 10 bit – 1 GSps Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited (III)

Sampling Clock phase effect (RT<5 Ts) Vpp = 100 m. V Mod 720: 12 bit 250 MSps Emulation 5 ns 10 ns Rise Time 15 ns 20 ns 30 ns Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited (IV)

Preliminary results: Mod 724 (14 bit, 100 MS/s) Std. Dev (ns) DELAYAB = (N+0. 5) * Ts (worst case) 50 m. V 100 m. V 200 m. V 500 m. V Rise. Time (ns) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Preliminary results: Mod 720 (12 bit, 250 MS/s) DELAYAB = (N+0. 5) * Ts (worst case) Std. Dev (ns) 50 m. V 100 m. V 200 m. V 500 m. V Rise. Time (ns) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Preliminary results: Mod 751 (10 bit, 1 GS/s) DELAYAB = (N+0. 5) * Ts (worst case) Std. Dev (ns) 50 m. V 100 m. V 200 m. V V 500 m NOTE: the region with Rise Time < 5*Ts (5 ns) is missing in this plot Rise. Time (ns) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Mod 724 vs Mod 720 vs Mod 751 Amplitude = 100 m. V Std. Dev (ns) 10 bit, 1 GS/s 0 MS/s 5 12 bit, 2 0 14 bit, 10 MS/s Rise. Time (ns) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Mod 751 @ 2 GS/s Std. Dev (ns) The cubic interpolation can reduce the gap between best and worst case as well as increase the resolution for small signals! RT = 1 ns - worst case RT = 5 n s RT = 1 ns - best c ase 2 ps ! Amplitude (m. V) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

DPP for -n Discrimination • Digital implementation of the double gate QDC or rise time discriminator • Different digital algorithms – rise-time/energy correlation (charge sensitive preamplifiers) – double gate charge integration (PMTs or current sensitive preamplifiers) – zero crossing • It’s a combination of the previous energy and timing DPP algorithms • Dead-timeless acquisition (no conversion time) • Algorithms being tested (collaboration with Duke University) Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

-n Discrimination Block Diagram Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

DPP for Pulse Counting (SCA) • Digital implementation of the discriminator + scaler (Single-Channel Analyzer) • Can be implemented in the high density digitizers (mod. 740) • Pulse Triggering: baseline restoration, noise rejection, etc… • Single or Multi-Channel Energy Windowing Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

DPP readout modes Waveform mode • same operating mode of the standard firmware (except for the individual pulse triggering) • The memory buffer contains one acquisition window (1 trigger 1 buffer) • Very useful during the parameters setting and debug • High data throughput low counting rate (typ. < 1 KHz) • The waveform mode allows the users to develop and test new DPP algorithms (off-line analysis) List mode • Readout of lists of events • 1 event = Energy (Charge/Height), Time Stamp, samples for ZC interpolation • The memory buffer contains many events (N triggers 1 buffer) • Small data size high counting rate (1 MHz or more) • Histograms, coincidences, etc… easily implemented off line Mixed Mode • Energy and/or Time stamps saved within the waveform samples Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Building DPP algorithms • The digitizer is a general purpose acquisition module; in most cases it requires a dedicated firmware or software to implement a specific application • The first algorithm validation can be done using software signal emulators (mathlab, Lab. View, C/C++, etc…). Everything happens inside the computer • Then it is then possible to verify the algorithm applying them to real data read from the digitizer in oscilloscope mode (off-line) • Once validated, the algorithm must be implemented in the FPGA (VHDL or Verilog) or DSP (C/C++) of the digitizer • Finally, the algorithm can be tested on-line Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

CAEN Waveform Digitizers • • • From 2 to 64 channels • Up to 5 GS/s sampling rate - Up to 14 bit • FPGA firmware for Digital Pulse Processing VME, NIM, PCI Express and Desktop VME 64 X, Optical Link (CONET), USB 2. 0, PCI Express Interfaces available Memory buffer: up to 10 MB/ch (max. 1024 events) Multi-board synchronization and trigger distribution Programmable PLL for clock synthesis Programmable digital I/Os Analog output with majority or linear sum FPGA firmware for Digital Pulse Processing – – – – • Zero Suppression Pulse Triggering Trapezoidal Filters for energy calculation Digital CFD for timing information Digital Charge Integration Pulse Shape Analysis Coincidence Possibility of customization Software Tools for Windows and Linux Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Digitizers Table Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Mod 724: 14 bit, 100 MS/s • Very high resolution and low noise digitizer • DPP-TF for Pulse Height Analysis (Trapezoidal Filters) • Replacement of the shaping amplifier + peak sensing ADC • Three dynamic range options (500 m. Vpp, 2. 25 Vpp and 10 Vpp) • Best suited for very accurate energy measurements • Good timing resolution with slow signals (rise time >= 50 ns) • Mid-Low speed signals (Typ: output of charge sensitive preamplifiers) • Applications: • Spectroscopy (MCA) with Ge, Si and other detectors • Any application using charge sensitive pre-amplifiers • Low noise applications • Neutrino and dark matter physics Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Mod 720: 12 bit, 250 MS/s • Best compromise between resolution and speed • DPP-CI for Charge Integration • Best suited for PMT and Si. PM/MPPC readout • Mid-High speed signals (Typ: output of PMT/Si. PM) • Good timing resolution with fast signals (rise time < 100 ns) • Applications: • Spectroscopy with Na. I, Cs. I and other detectors (fast pre-ampli) • Gamma Neutron discrimination • Single Photon Counting • PET • Homeland Security Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Mod 740: 12 bit, 65 MS/s • High channel density • No DPP available (few FPGA resources) • Best suited for high density systems • Low speed signals (Typ: output of sensors, CCDs or shaping amplifiers) • Applications: • Sensors readout (temperature, pressure, CCD, etc…) • Coincidence Matrix • Imaging • Single channel analyser • Readout of Shaping Amplifiers • TPC readout systems • Any application with many channels Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Mod 751/761: 10 bit, 1 -2 -4 GS/s • Very high sampling rate • 2 GS/s: half channels; 4 GS/s: one fourth channels • No DPP available (DPP-CI perhaps available in the future) • Best suited for very high speed detectors (diamond? La. Br? …) • High speed signals (Typ: output of wideband amplifiers) • Applications: • Diamond detectors • RPC readout systems • Time of flight • Fast PMT readout Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Mod 721/731: 8 bit, 0. 5 -1 GS/s • Precursor of the od 751; today its low cost version • No DPP available Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Mod 742: 12 bit, 5 GS/s • Excellent combination of very high sampling rate, resolution and high density • Based on the DRS chip (developed by S. Ritt at PSI) • No DPP available (at least for the moment) • Best suited for very high energy and timing resolution applications • Very high speed / high dynamics signals • Mixed fast and slow acquisition mode • 50 -100 us Dead Time: not suitable for high counting rate • Max. 1024 points: not suitable for long pulses • Applications: • Fast detector test benches • Cherenkov Telescopes • Ultra precise Pulse Shape discrimination • Very high resolution TDC (5 -10 ps)? Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Experimental Demo 1 V 1718 VME-USB Bridge VME USB V 6534 High Voltage 60 Co USB 850 V Na. I(Tl) PMT Charge Sensitive Preamplifier for PMT DT 5724 Energy 14 bit @ 100 MS/s Digitizer + DPP-TF Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Experimental Demo 2 V 1718 VME-USB Bridge USB VME V 6534 High Voltage 60 Co -650 V V 1720 La. Br 3 PMT Charge 12 bit @ 250 MS/s Digitizer + DPP-CI Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Experimental Demo 3 V 1718 VME-USB Bridge Trigger VME V 1720 LED PULSER USB Charge 12 bit @ 250 MS/s Digitizer + DPP-CI SP 5600 USB Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited

Experimental Demo 4 V 6534 High Voltage VME USB 450 V A 1422 Charge Sensitive Preamplifier DT 5724 Energy 14 bit @ 100 MS/s Digitizer + DPP-TF Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S. p. A. is prohibited