AIDA mini TriggerTiming Logic Unit mini TLU Introduction

  • Slides: 14
Download presentation
AIDA (mini) Trigger/Timing Logic Unit (mini TLU) Introduction Status Plans Summary 1 21/11/2013 David

AIDA (mini) Trigger/Timing Logic Unit (mini TLU) Introduction Status Plans Summary 1 21/11/2013 David Cussans, AIDA WP 9. 3, DESY

Introduction • PROVIDE SIMPLE TIMING/SYNCHRONISATION INTERFACE – BUILDS ON EUDET TLU – LINKED WITH

Introduction • PROVIDE SIMPLE TIMING/SYNCHRONISATION INTERFACE – BUILDS ON EUDET TLU – LINKED WITH DELIVERABLE D 8. 2. 2 (SPECIFICATION DOCUMENTS FOR THE COMMON DAQ) • NEW FOR AIDA – SYNCHRONOUS MODE ( CLOCK/TRIGGER/BUSY ) FOR HIGH TRIGGER RATE • BETTER PERFORMANCE THAN EUDET TLU – TRIGGER RATE > 1 MHZ SUSTAINED , > 10 MHZ INSTANTANEOUS 2 21/11/2013 David Cussans, AIDA WP 9. 3, DESY

Hardware • Implemented as FPGA Mezzanine Card (FMC). • Plugs into off-the-shelf FPGA carrier

Hardware • Implemented as FPGA Mezzanine Card (FMC). • Plugs into off-the-shelf FPGA carrier • Four trigger inputs – Software adjustable threshold – Threshold and CFD • Three Device Under Test interfaces – Can be fanned out to up to 30 DUT interfaces in synchronous mode with external fanout. • Open Hardware, Open Firmware: http: //www. ohwr. org/projects/fmcmtlu/wiki 3 21/11/2013 David Cussans, AIDA WP 9. 3, DESY

Hardware • Currently only as boards bolted to plate • Design for box in

Hardware • Currently only as boards bolted to plate • Design for box in progress 4 21/11/2013 David Cussans, AIDA WP 9. 3, DESY

Hardware • LVDS TTL converters exist. • This example from NIKHEF 5 21/11/2013 David

Hardware • LVDS TTL converters exist. • This example from NIKHEF 5 21/11/2013 David Cussans, AIDA WP 9. 3, DESY

Development Team David Cussans ( Bristol ) Hardware/Firmware Francesco Crescioli ( LPNHE ) Software

Development Team David Cussans ( Bristol ) Hardware/Firmware Francesco Crescioli ( LPNHE ) Software 6 21/11/2013 David Cussans, AIDA WP 9. 3, DESY Alvaro Dosil (Santiago de Compostela) Firmware

TLU in action • Debugging new interface with AIDA telescope • Operation with non-AIDA

TLU in action • Debugging new interface with AIDA telescope • Operation with non-AIDA telescope: – Interfacing TORCH ( LHCb upgrade proposal ) DAQ with LHCb Time. Pix 3 telescope. – Accepts clock and synchronization signals from LHCb telescope – Provides “AIDA synchronous interface” to DUT 7 21/11/2013 David Cussans, AIDA WP 9. 3, DESY

AIDA TLU with non-AIDA Beam-Telescope LHCb Timepix 3 Telescope Clock/Sync Fanout 8 21/11/2013 David

AIDA TLU with non-AIDA Beam-Telescope LHCb Timepix 3 Telescope Clock/Sync Fanout 8 21/11/2013 David Cussans, AIDA WP 9. 3, DESY AIDA TLU

Clock/Syncronization Fanout • Up to 30 DUT • Compatible with mini. TLU (in synchronous

Clock/Syncronization Fanout • Up to 30 DUT • Compatible with mini. TLU (in synchronous mode) 9 21/11/2013 David Cussans, AIDA WP 9. 3, DESY

Status – Hardware • Ten AIDA mini. TLU boards exist – Production organized and

Status – Hardware • Ten AIDA mini. TLU boards exist – Production organized and paid by DESY • Minor hardware bugs – correctable by external plug-in cable converter • Bug fixed design by end of AIDA 10 21/11/2013 David Cussans, AIDA WP 9. 3, DESY

Status – Firmware • Synchronous mode implemented • EUDET mode still in development •

Status – Firmware • Synchronous mode implemented • EUDET mode still in development • TDC functionality tested (and works) – Granularity 780 ps – Separate timestamp for each trigger input • Basic coincidence logic exists. Being tested and improved 11 21/11/2013 David Cussans, AIDA WP 9. 3, DESY

Status – Software • Producer for EUDAQ-2 written – Basic Functionality Present • Sustained

Status – Software • Producer for EUDAQ-2 written – Basic Functionality Present • Sustained trigger rate of 1 MHz measured • Debugging continues 12 21/11/2013 David Cussans, AIDA WP 9. 3, DESY

Plans • Current team available until end March 2105 • Aim to have “finished”

Plans • Current team available until end March 2105 • Aim to have “finished” TLU by then. • Longer term plans depend on outcome of AIDA-2020 – If no AIDA-2020 support on best-efforts basis • Hardware, Firmware, Software all freely available • ( Modifying PCB needs access to CERN CAD libraries ) 13 21/11/2013 David Cussans, AIDA WP 9. 3, DESY

Summary • Aim: Simple hardware unit to make common beam-tests easier. – Basic functionality

Summary • Aim: Simple hardware unit to make common beam-tests easier. – Basic functionality achieved – Full functionality badly delayed but nearing completion • Existing TLU specification document will be uploaded as an AIDA note. 14 21/11/2013 David Cussans, AIDA WP 9. 3, DESY

AIDA CHI AIDA Aida la protagonista dellopera OMONIMAAIDA CHI AIDA Aida la protagonista dellopera OMONIMA
Logic Introduction to Logic What is logic LogicLogic Introduction to Logic What is logic Logic
AIDA Introduction http aida freehep org Abstract InterfacesAIDA Introduction http aida freehep org Abstract Interfaces
AIDA introduction Advanced Implantation Detector Array AIDA UKAIDA introduction Advanced Implantation Detector Array AIDA UK
Multi Layer Perceptron Threshold Logic Unit TLU inputsMulti Layer Perceptron Threshold Logic Unit TLU inputs
AIDA2020 Trigger Logic Unit TLU David Cussans BTTBAIDA2020 Trigger Logic Unit TLU David Cussans BTTB
Logic and Logic Programming Logic Propositional Logic FirstLogic and Logic Programming Logic Propositional Logic First
ADIA Maddie Peters What is AIDA AIDA isADIA Maddie Peters What is AIDA AIDA is
Preguntas Respuestas Aida Peralta 1 Respuestas Aida PeraltaPreguntas Respuestas Aida Peralta 1 Respuestas Aida Peralta
AIDA Abstract Interfaces for Data Analysis yhttp aidaAIDA Abstract Interfaces for Data Analysis yhttp aida
Aida Aida is an opera written by GuiseppeAida Aida is an opera written by Guiseppe
AIDA Alignment Package AIDA Final meeting CERN 10122014AIDA Alignment Package AIDA Final meeting CERN 10122014
WHAT IS AIDA Michael Gill President of AIDAWHAT IS AIDA Michael Gill President of AIDA